Hf-based high-K gate dielectric and metal gate stack for advanced CMOS devices by JOO MOON SIG
  
 
Hf-BASED HIGH-K GATE DIELECTRIC AND 





























Hf-BASED HIGH-K GATE DIELECTRIC AND 
















A THESIS SUBMITTED FOR  
THE DEGREE OF DOCTOR OF PHILOSOPHY 





First and foremost, my deepest gratitude to my supervisor, Associate Professor Cho 
Byung-Jin, who provided me the opportunity to join Silicon Nano Device Lab (SNDL) 
and has given me guidance with God’s love during my graduate study at NUS.  
Without his guidance, it would be difficult for me to have completed this thesis. 
I would also like to take this opportunity to express my sincere thanks to my co-
supervisors, Professor Kwong Dim-Lee and Dr. N. Balasubramanian in Institute of 
Microelectronics (IME). Without their support and advice, much of this thesis would 
have been impossible. Especially, I could not forget the moment when Prof. Kwong 
was encouraging me.  
My gratitude also to the other advisors and teaching staffs in SNDL; Professor Li 
Ming Fu, Dr. Zhu Chunxiang, Professor Albert Chin, Associate Professor Yoo Won-
Jong, Associate Professor Ganesh Samudar, Dr. Yeo Yee Chia, and Dr. Lee Sungjoo 
for their valuable pieces of comment and advice on my research work during internal 
meetings and seminars. My special gratitude to Prof. Daniel Chan who also provided 
me the opportunity to join SNDL.  
I would like to greatly acknowledge Dr. Low WY, Kim SJ, and Yeo CC for the 
useful technical discussions. Many thanks to technical staffs and my fellows; Yong YF, 
Patrick Tang, O Yan WL, Lau BT, Park CS, Whang SJ, Hwang WS, Wu Nan, Chen 
JH, Debora Poon, Wang XP, Gao Fei, Ren Chi, Shen Chen, Dr. Samanta, Andy Lim, 
Tan YN, Zhang QC, and Yu XF.  It was a joyful experience working with all of them.  
Special gratitude to Deacon Park Eun-Bae who has prayed for my family and 
eagerly helped us in many ways.  
Last but not least, my deepest love and gratitude go to my wife, Ju Kyoung-Ja, 




With the continuous scaling of complimentary metal-oxide semiconductor 
(CMOS) devices, the high-K gate dielectric and metal gate stack is required for future 
CMOS devices with 65 nm technology node and beyond.  The scope of this thesis 
includes studies on the high-K gate dielectric and metal gate stack for the future 
CMOS device application. 
In this thesis, a new process for Al incorporation into HfO2 is studied, and 
interactions between high-k dielectrics and metal gates are investigated.  Firstly, a high 
quality HfAlO dielectric film using a single cocktail liquid source HfAl(MMP)2(OiPr)5 
in Metal Organic Chemical Vapor Deposition (MOCVD) system as a new high-K 
fabrication method is demonstrated.  A wide range of composition controllability 
between HfO2 and Al2O3 in HfAlO is obtained by controlling deposition temperature. 
Higher temperature deposition introduces more hafnium into the film but there is a 
turn-around point of the composition ratio at the deposition temperature of 450ºC 
where the HfO2 percentage is maximum of around 90% (Al2O3 10%). The HfAlO film 
with 90% HfO2 (10% Al2O3), which has minimum sacrifice of K value (around 19), 
shows a great improvement in thermal stability and significant reduction of interfacial 
layer growth during subsequent thermal processes, leading to the reduction in leakage 
current by around 2 orders of magnitude compared to pure HfO2 film. The HfAlO film 
with 90% HfO2 also shows good compatibility with TaN metal gate electrode, under 
high temperature annealing process.  
Secondly, thermal instability of effective work function (Φm,eff) and its material 
dependence on metal/high-K gate stack are investigated.  After high temperature rapid-
thermal-annealing (RTA), change in Φm,eff value is observed and the phenomenon is 
attributed to the generation of substantial amount of extrinsic interface states at the 
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metal/dielectric interface.  It is found that Si atoms at the interface play a critical role 
in the thermal instability of Φm,eff. The behavior of Φm,eff can be explained with the 
types and locations of extrinsic interface states which are generated by silicon-metal 
bond during high temperature annealing. 
Thirdly, a new approach to analyze and predict the behavior of Φm,eff in fully 
silicided (FUSI) gate/high-K dielectric stack and its interface configuration is proposed, 
using the combination of semi-empirical approach and metal-induced-gap-states 
(MIGS) theory.  It is found that FUSI gate has effectively MSi2 configuration at the 
gate dielectric interface.  FUSI gate on high-K dielectric is evaluated to have much 
weaker Fermi-level pinning compared to polysilicon gate on high-K.  
Lastly, new findings on the Fermi-level pinning phenomenon in FUSI 
gate/high-K dielectric stack are discussed. It is found that there is a critical 
composition ratio (Ccrit) of Ni to Si in Ni-FUSI gate which starts to show a strong 
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1.1 MOSFET SCALING 
 
1.1.1 OVERVIEW OF MOSFET SCALING 
The pervasiveness of the silicon based microelectronics revolution has 
continued for the past 40 years, with IC density quadrupling every three-four years, in 
conjunction with improved transistor performance.  This has been accomplished by 
reducing the dimensions of the key component of these circuits: the MOSFET (metal-
oxide-semiconductor field effect transistor).  Indeed, the reduction of device 
dimensions allows the integration of a higher number of transistors on a chip, enabling 
higher speed and reduced costs.  The scaling behavior has followed the well known 
Moore’s law, which predicts that the number of transistors per integrated circuit would 
double every ~ 18 months [1.1].  This law is illustrated in Fig. 1.1, where the number 
of devices integrated in the different generations of Intel’s microprocessors is 
presented as a function of the production year of these circuits [1.2].  Over the past 30 
years from 1971 to 2002, the minimum feature size in a typical MOS transistor has 
been reduced by a factor of around 70 – from 10 um to 0.13 um – and the number of 
integrated transistors and clock frequency have been increased by more than 20,000 
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times [1.3].  In the meantime, cost per function has decreased at an average rate of  ~ 
25-30% per year per function [1.4].  
 
 
The scaling methodology (i.e., scaling in design rules without compromising 
the current-voltage characteristics) was introduced by Dennard et al. in 1974 [1.5] and 
established the paradigm by which scaling has progressed.  The original scaling 
methodology, based on constant electric field scaling principles, was generalized in 
1984 to allow the voltage to be scaled less rapidly than the dimensions by increasing 
the electrical field with its own scaling factor [1.6].  The physical gate length, gate 




Fig. 1.1  Illustration of Moore’s law: number of transistors integrated in the different 
generations of Intel’s microprocessors versus the production year of these circuits [1.2]. 
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1.1.2 SCALING OF CURRENT GATE DIELECTRICS AND ITS LIMIT 
One of the key elements that allowed the successful scaling of silicon based 
MOSFETs is certainly the excellent physical and electrical properties of the gate 
dielectric so far used in these devices: SiO2.  The thickness of SiO2 has decreased from 
the range of 50-100 nm for the 4K NMOSFET DRAM to 1.2-1.5 nm equivalent oxide 
thickness (EOT) or less for leading edge microprocessor units (MPU) [1.7].  Silicon 
dioxide is also the smallest dimensional element in the MOSFET and yet has to 
withstand the highest electrical field. Additionally, SiO2 exhibits low Dit (≤ 5 × 1010 
states/cm2-eV), low fixed charge density (≤ 5 × 1010 charges/cm2), minimal low-
frequency CV hysteresis and frequency dispersion (≤ 10 mV), reasonably high 
mobility as well as exhibit sufficient reliability after years of high-field stressing (~10 
years). In addition, SiO2 is thermally, chemically and mechanically compatible with 
the other materials and the manufacturing processes used in IC fabrication. These 
attributes of SiO2 have helped the continued use of SiO2 for the past several decades in 
complimentary metal-oxide-semiconductor (CMOS) technology. As each generation 
was scaled, this gate oxide also had to be made progressively thinner. According to the 
latest International Technology Roadmap of Semiconductors: ITRS-2004 update [1.8] 
as shown in Table 1.1, for the most advanced CMOS technologies being fabricated in 
2010 with 45 nm technology node, the gate oxides will have to have thicknesses of 0.7 
nm for high-performance application and 0.9 nm for low operating power device.  
With the rapid downscaling of SiO2 gate insulators, several limits will become 
inevitable, such as gate leakage current issue by direct tunneling [1.9] and poly-
depletion-effect issue [1.10] when polysilicon electrode is used as a gate electrode. The 
direct tunneling associated with ultrathin SiO2 will be described in the next section and 
the poly-depletion-effect concerns will be covered in Chapter 2. 
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Table 1.1  Gate Dielectric Technology Requirements – selected data from latest ITRS- 2004 
update [1.8], where hp and EOT stand for the industry’s most aggressive half-pitch target and 
equivalent physical oxide thickness, respectively. 
 
Year of Production 2004 2007 2010 2013 2016 
Technology node hp90 hp65 hp45 hp32 hp22 
Physical gate length for MPU 
(nm) 37 25 18 13 9 
Physical gate length for low-
operating-power (nm) 53 32 22 16 11 
Physical gate length for low-
standby-power (nm) 65 37 25 18 13 
EOT for high-performance 
(nm) 1.2 0.9 0.7 0.6 0.5 
EOT for low-operating-power 
(nm) 1.5 1.2 0.9 0.8 0.7 
EOT for low-standby-power 
(nm) 2.1 1.6 1.3 1.1 1.0 
Gate leakage at 100°C for 
high-performance (nA/µm) 170 230 330 1000 1670 
Gate leakage at 100°C for low-
operating-power (nA/µm) 1 1.67 2.33 3.33 10 
Gate leakage at 100°C for low-





1.1.2.1 GATE LEAKAGE BY DIRECT TUNNELING 
As gate oxide aggressively scaled below 35 Å, the gate oxide leakage current 
will be dominated by the direct tunneling of charge carriers through a trapezoidal 
energy barrier of gate oxide rather than by Fowler-Nordheim (F-N) tunneling through 
a triangular energy barrier, resulting in gate leakage which is significantly higher at 
low field and relatively insensitive to field effect.  Figure 1.2 shows the dramatic 
increase in the leakage current at low field due to the direct tunneling when gate oxide 
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is reduced below 35 Å [1.9].  In the direct tunneling thickness regime, a slight decrease 




1.1.2.2 IMPACT ON DEVICE OPERATION  
The rapid increase in leakage current with the decrease of the gate dielectric 
thickness will pose serious concerns to the operation of CMOS devices.  One concern 
is that the direct tunneling current of ultrathin gate oxide becomes large enough that it 
removes carriers faster than they can be supplied from source/drain of the device.  In 
such cases an inversion layer is kept from forming in an MOS capacitor, resulting in 
no further gains in transistor drive current when scaling the SiO2 thickness thinner than 
Fig. 1.2  The low voltage oxide conduction follows the theory of Direct-Tunneling where 
subtle change in barrier change from triangular to trapezoidal explains the leakage current 
significantly larger than those predicted by the Fowler-Nordheim theory [1.9]. 
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about 10-12 Å [1.11].  Therefore, the SiO2 thickness of 10 Å or less could serve as a 
practical limit for the scaling of high-performance MOSFET device. 
The other concern is the substantially high standby power dissipation due to 
high gate leakage in low standby power MOSFET device.  The gate leakage current 
density and standby power consumption are plotted as a function of gate voltage in Fig. 
1.3.  The curve for 15 Å oxide is based on measured values, but the curve for a high-k 
film is meant to show the potential reduction in leakage current for a high-k dielectric 
with the same equivalent oxide thickness (EOT or teq) value.  It is clear that a gate 
dielectric with a permittivity higher than of SiO2 is required to meet low-power 

















Fig. 1.3  Power consumption and gate leakage current density for a chip that has a 15 Å thick 
SiO2 gate dielectric compared to the potential reduction in leakage current by an alternate 
dielectric exhibiting the same equivalent oxide thickness. Assumes at total gate area of 0.1 
cm2 [1.12]. 
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1.2 MOTIVATION AND PURPOSE OF THESIS 
As discussed in the previous section, device performance degradation and/or 
increased power consumption due to gate leakage current would be the major 
limitation factors for further device scaling.  To overcome these limitations, 
replacement of SiO2 with a high-K gate dielectric has been suggested because they can 
provide physically thicker films at the same EOT, which eventually reduces the 
tunneling current due to the increased physical thickness [1.12].  Among the various 
candidates of high-k dielectrics, the HfO2 has been extensively studied due to both its 
thermodynamical stability with silicon substrate and relatively good compatibility with 
polysilicon gate electrode compared to other high-K dielectrics [1.12]-[1.14]. 
However, the successful implementation of HfO2 into the advanced CMOS 
device still remains a challenge. Current issues of HfO2 will be briefly discussed in 
Chapter 2.  One of the issues with HfO2 is the poor thermal stability of the film and the 
interfacial layer growth during subsequent thermal processes.  To improve the thermal 
stability of HfO2 film and to retard the oxygen diffusion through high-k film, 
incorporation of Al into HfO2 film has been attempted [1.15],[1.16].  In addition, the 
acceptably high dielectric constant value and the band offset values of HfAlO alloy 
make the film one of the most promising candidates for high-K gate dielectric 
application [1.15]-[1.18]. However, the valuable work has scarcely been reported using 
MOCVD (Metal-Organic Chemical Vapor Deposition) system that is considered as 
one of strong candidates for high-k deposition system. The reason is probably because 
the process using two precursors in MOCVD is much more complicated and difficult 
than that in Jet Vapor Deposition (JVD) [1.15], Atomic Layer Deposition (ALD) 
[1.16],[1.17], or Physical Vapor Deposition (PVD) [1.18].  This thesis attempts to 
demonstrate the successful deposition of a high quality HfAlO film with a wide range 
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of composition ratio controllability between HfO2 and Al2O3 in HfAlO using a single 
cocktail liquid source in a MOCVD system, which is a suitable technique for mass 
production in terms of process simplicity and reproducibility. The effect of the 
composition ratio on the electrical properties of HfAlO is studied, too. 
The other issue is the poor Vt controllability of MOSFETs due to the 
interactions between high-K dielectric and gate electrode.  It has been reported that 
polysilicon/high-K gate dielectric devices show the significant Vt shift compared to 
that of polysilicon/SiO2 control devices, which is mainly attributed to the interaction 
between polysilicon/high-K gate dielectric [1.19],[1.20].  A study on the interaction 
between high-K dielectric and metal gate, including fully silicided (FUSI) gate [1.21], 
is also focused in this thesis because of the increasing demand of metal gate electrode 
on high-K dielectric. The possible interaction between metal gate and high-K gate 
dielectric during their fabrications and/or following thermal processing has been 
investigated and its effect on the effective work function in metal gate/high-K 
dielectric stack has also been studied. 
 
 
1.3 THESIS OUTLINE AND ORIGINAL RESEARCH 
CONTRIBUTIONS  
This thesis is organized as follows; Chapter 1 describes the MOSFET scaling 
and the accompanying issues.  A review on literature and recent gate technology trends 
and issues are presented in Chapter 2.  
In Chapter 3, a high quality MOCVD HfAlO dielectric film with a wide range 
of composition controllability between HfO2 and Al2O3 in HfAlO using a single 
cocktail liquid source HfAl(MMP)2(OiPr)5 as the new high-K fabrication method is 
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demonstrated and the effect of the composition ratio on the electrical properties of 
HfAlO is also presented.  
The investigation on the thermal instability of effective work function (Φm,eff) 
and its material dependence on metal gate/high-K dielectric stack is presented in 
Chapter 4. Thermal instability of Φm,eff after high temperature RTA is investigated. It is 
found that this phenomenon is attributed to the generation of substantial amount of 
extrinsic interface states at the metal/dielectric interface.  The role of Si atoms at the 
interface is identified. 
In Chapter 5, a new approach to analyze and predict the behavior of Φm,eff in 
FUSI gate/high-K dielectric stack and its interface configuration is proposed using the 
combination of semi-empirical approach and MIGS theory.  It is found that FUSI gate 
has effectively MSi2 configuration at the interface between gate dielectric and FUSI 
gate.  In addition, the strength of Fermi-level pinning of FUSI gate on high-K 
dielectric is compared to that of polysilicon gate on high-K dielectric. 
New findings on the Fermi-level pinning phenomenon in FUSI gate/high-K 
dielectric stack, focusing on process condition and material composition dependence of 
Fermi-level pinning, are presented in Chapter 6. It has been found that there is a 
critical composition ratio (Ccrit) of Ni to Si in Ni-FUSI gate which starts to show a 
strong Fermi-level pinning.  The Ccrit is also found to be dependent on the underlying 
gate dielectric material. 
Finally, the thesis is completed with summary and conclusions in Chapter 7. 
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LITERATURE AND TECHNOLOGY REVIEW 
 
 
2.1 HIGH-K DIELECTRIC AS ALTERNATIVE TO SIO2 
 
2.1.1 OVERVIEW OF HIGH-K DIELECTRIC 
As an alternative to SiO2 or SiOxNy, much research has been done on high-K 
metal oxides as a means to provide a substantially thicker (in physical thickness) 
dielectric for reduced leakage current while improving the gate capacitance.  A list of 
possible candidate materials is given in Table 2.1 [2.1]-[2.4], together with their 
relative dielectric constants, bandgap energy (EG), and electron barrier to Si (∆EC). 
Among these candidates, some materials such as Ta2O5 [2.5],[2.6], TiO2 [2.2], 
SrTiO3 [2.7], and Al2O3 [2.8],[2.9] were initially chosen as potential alternative gate 
dielectric candidates, inspired by memory capacitor applications and the resultant 
semiconductor manufacturing tool development infrastructure [2.1]. With the 
exception of aluminum oxide (Al2O3), however, these materials are not 
thermodynamically stable in direct contact with Si.  In particular, interfacial reaction 
has been observed for the cases of Ta2O5 and TiO2 on Si.  For this reason, these metal 
oxides need an additional barrier layer that may add process complexity and impose 
thickness scaling limit.  On the other hand, Al2O3 appears to be one of the popular 
candidates due to its favorable properties such as high bandgap, good thermal stability 
Chapter 2: Literature and Technology Review 
 
14
on Si substrate and remains amorphous under high annealing temperature. 
Nevertheless, its large threshold voltage and moderately low permittivity of 9-11 make 
it a relatively short-term solution [2.1].  
It is desirable to use a metal oxide, with reasonably high permittivity, which is 
stable on Si and exhibits an interface quality comparable to that of SiO2.  This would 
avoid the need for a thick interfacial layer and at the same time, the high permittivity 









SiO2 3.9 8.9 3.15 
Si3N4 7.8 5.1 2.1 
Al2O3 9 8.7 2.8 
Ta2O5 26 4.5 1 - 1.5 
TiO2 80 3.0-3.5 1.2 
SrTiO3 200 - - 
ZrxSi1-xOy 3.9 – 25, 12a ~6 ~1.5 
ZrO2 25 5.5 - 5.8 1.4 
HfxSi1-xOy 3.9 – 26, 11a ~6 ~1.5 
HfO2 25 5.7 1.5 
a Typical values for Hf and Zr silicates corresponding to x = 0.35 
 
Table 2.1  Comparison of relevant properties for high-K candidates including SiO2 and 
Si3N4 [2.1]-[2.4]. 
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2.1.2 FIGURES OF Hf-BASED HIGH-K DIELECTRIC 
Zirconium oxide (ZrO2), hafnium oxide (HfO2) and their silicates have received 
considerable attention since they are predicted to be thermodynamically stable in 
contact with Si and have reasonable high-K value (~25) [2.10]-[2.17].  Among them, 
HfO2 has more desirable properties than ZrO2. Since the Gibbs energy of formation for 
HfO2 is more negative than ZrO2 (-1088 kJ/mol vs -1040 kJ/mol) [2.11], HfO2 could 
be more stable when in contact with Si. Additionally, HfO2 has been shown to be 
compatible with a polysilicon gate whereas ZrO2 has been reported to show gross 
incompatibilities.  Polysilicon deposition at higher temperatures (620ºC) results in the 
reduction of ZrO2 to form a Zr-silicide or SiO2 layer at poly-Si/ZrO2 interface, leading 
to very high leakage current [2.12],[2.13].  Figure 2.1 shows the X-ray Photoelectron 
Spectroscopy (XPS) spectra of ZrO2 and poly-Si interface.  It has been observed that 
ZrO2 decomposition into Zr metal compounds occurs when a polysilicon on ZrO2 
sample is annealed in UHV N2 at 950 .℃   These reactions would significantly increase 
leakage current of MOS capacitor.  On the contrary, CVD HfO2 films remain stable 
after poly-Si deposition and annealing in UHV N2 ambient up to 950  and show no ℃
evidence of the formation of undesirable Hf metal or Hf-silicide phases as shown in 
Fig. 2.2 [2.14].  Due to these properties, thin HfO2 film or Hf-based high-K dielectric 
has been extensively studied in recent years as a strong candidate for the next 
generation gate dielectric material. 
Although the reduction of leakage current by orders of magnitude and the good 
transistor performance of CMOSFET have been demonstrated by HfO2 [2.15], 
successful integration of HfO2 into the conventional CMOS process remains a 
challenge. In the next section, we will study in detail the issues related to Hf-based 
dielectric and their effects on device performance. 





Fig. 2.2  XPS analysis of (a) Hf 4f, (b) O 1s, and (c) Si 2p of HfO2 gate stack deposited on 
clean Si(100) at 450°C for 2 min followed by N2 annealing at 800°C for 1min, poly-Si 
deposition at 600°C and N2 annealing at 900°C and 950°C for 30sec [2.14]. 
 
Fig. 2.1  XPS spectra of ZrO2 and polysilicon interface. ZrO2 is decomposited after 950℃
annealing [2.12].  
(a) (b) (c) 
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2.2 ISSUES WITH HF-BASED HIGH-K DIELECTRIC  
 
2.2.1 THERMAL STABILITY  
Most of the advanced gate dielectrics except Al2O3 studied to date are either 
polycrystalline or single crystal films. HfO2, like most of other metal oxide films, tends 
to be crystallized either during deposition or following thermal processing. The film is 
easily crystallized at a temperature as low as 400ºC [2.18] and the crystallization 
temperature of the film depends on the deposition condition and/or film thickness. 
Polycrystalline gate dielectric may be problematic because grain boundaries 
could induce the defects and serve the diffusion path of impurities such as oxidant 
[2.19].  In addition, it could also induce the interfacial roughness arising from potential 
faceted interfaces.  The defects throughout the high-K films and interfacial roughness 
can cause the increase of gate leakage.  In addition, grain size and orientation changes 
throughout a polycrystalline film can cause significant variations in K and Vt, leading 
to irreproducible properties [2.1]. Yamaguchi et al. in his recent report indicates that 
crystallize HfO2 portion in the Hf-silicates degrades the electron mobility due to 
additional Coulomb scattering other than the substrate impurity scattering [2.20]. 
Furthermore, Liu et al.’s modeling results clearly indicate that boron can diffuse 
through a thin HfO2 polycrystalline film via grain boundary diffusion, but not by bulk 
diffusion [2.21].  This finding emphasizes the further need for amorphous film to 
reduce impurity diffusion. 
Nevertheless, there are indeed some encouraging electrical properties reported 
even though the high-K film has already crystallized. Kim et al. have claimed that 
crystallization of HfO2 shows almost no effect on the gate leakage current and the 
additional trap states introduced by formation of grain boundaries have negligible 
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contribution to conduction [2.22].  Perkin et al. show that the leakage current for 
crystallized ZrO2 is comparable or lower than those reported for amorphous high-K 
dielectric for comparable equivalent oxide thickness (EOT) [2.23].  However, it should 
be noted that for both studies the interfacial SiO2 layer with the Si substrate is at least 
15Å which in turn will limit the down scaling of EOT. Therefore, the effect of 
crystallization of high-k film on the leakage current is still a controversial issue. 
Recently, several research groups [2.18],[2.24],[2.25] have reported that 
incorporation of Al, Si or nitrogen into HfO2 film helps to improve the thermal 
stability of HfO2 film. The thermal stability properties and their effects on the 
electrical properties of HfAlxOy alloy films (hereafter HfAlO) with various 
composition ratios prepared by Atomic Layer Deposition (ALD) have been reported by 
Yu et al. [2.26] and Joo et al. [2.27]. The HfAlO with 67% composition of HfO2, 
(HfO2)0.67(Al2O3)0.33, shows a good thermal stability comparable to Al2O3 film and a 
significant reduction in leakage current of 67%-HfO2 film compared to that of pure 
HfO2 film, which is attributed to the improved thermal stability. 
Choi et al. have reported that the as-grown HfO2 is crystallized while HfOxNy 
remained amorphous even after 900oC annealing [2.19]. The change of EOT and 
leakage current as a function of different annealing temperature also indicates that 
HfOxNy shows less increase in EOT and leakage current than HfO2. This is attributed 
to the fact that N incorporation allows the film to remain amorphous after high 
temperature annealing, and therefore reduces the oxygen diffusion through the film as 
well as the leakage current. 
  
2.2.2 INTERFACIAL LAYER GROWTH AND ITS QUALITY 
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Most of the high-k gate dielectrics have unstable interfaces with Si substrate, 
leading to undesirable interfacial layer formation. The formation of interfacial oxides, 
silicates, and silicides has often been observed during the film deposition or the 
subsequent rapid thermal annealing [2.1],[2.10],[2.11].  These kinds of interfacial layer 
reduce the overall permittivity of the final gate stack, resulting in increase of EOT.  
Therefore, the thermodynamic stability of high-K metal oxide in contact with silicon is 
a critical issue for the application of alternative gate dielectrics in silicon-based devices.  
Harada et al. have investigated the interfacial layer growth between HfO2 and Si 
substrate during post deposition anneal (PDA) at 800℃ for 30sec using Secondary Ion 
Mass Spectroscopy (SIMS), cross-sectional TEM (XTEM), and electrical analysis 
[2.28].  They have found that there are two interfaces in the transition layer as shown 
in Fig. 2.3.  One is the stoichiometric interface due to a Si out-diffusion from substrate 
during PDA, which is located at about 12 Å from Si substrate.  The other is the K-
transition interface defined by dielectric constant transition which is formed by a 
diffusion mechanism of Si into HfO2.  The K-transition interface is located at 
approximately 20 Å from Si substrate.  
Thus, many research groups tend to employ NH3 surface nitridation prior to 
deposition to serve as a barrier against interfacial layer growth and to reduce the extent 
of Si out-diffusion from the substrate. Interfacial nitride acts as a barrier to silicon, 
metal and boron diffusion as well as silicate formation. Kirsch et al. have reported that, 
with the nitrided interface, leakage current decreases by two orders of magnitude and 
capacitance increases by 15% [2.11]. Quantification of the XPS results shows that less 
interfacial silicate forms with SiNx.  N−(Si≡)3 bonding at the Si/dielectric interface 
may reduce the amount of available to form HfSixOy. However, Cho et al. have 
reported that the interfacial nitride induces the large hysteresis and interface trap 
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density [2.29].  The poor interface affects the device performance in which the 
mobility of the carriers in the Si channel is degraded. Therefore, careful interface 
engineering is necessary to optimize the process so that EOT may maintain even after 





On the other hand, Yu et al. have demonstrated the successful scaling down to 
less than 10 Å of EOT in HfN/HfO2 gate stack even after 1000℃ RTA without using 
surface nitridation prior to HfO2 deposition [2.30].  They claim that the good EOT 
stability  up to 1000℃ is attributed to the excellent oxygen barrier of HfN materials as 
well as thermal stability of HfN/HfO2 interface.  They have observed negligible change 
in the physical thickness of interfacial layer after 1000℃ RTA. Therefore, 
Fig. 2.3  Hf ratio and k as a function of distance from Si substrate.  Due to fitting (inset) with 
experimental EOT (diamonds) and estimated EOT (solid curve), SiO2 of 4 Å thickness seems 
to exist [2.28]. 
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implementation of oxygen diffusion barrier layer on top of high-K dielectric is also 
important to minimize interfacial layer growth. 
 
2.2.3 CHANNEL MOBILITY RELATED ISSUES 
Mobility is a critical parameter to evaluate a high-K dielectric as an alternative 
to SiO2 and it is desired to maintain the mobility of MOSFET with high-K dielectric 
close to that of MOSFET with SiO2 to ensure the comparable device performance.  
Recently, however, many research groups have reported that drain current of MOSFET 
with high-K gate dielectric is lower than that of SiO2 gate insulator MOSFET mainly 
due to channel mobility degradation [2.20],[2.31]-[2.34]. The effective mobility (µeff) 
of high-K MOSFETs is limited to much smaller than the universal one. The 
degradation mechanism of effective mobility has been worked by several research 
groups.  
Morioka et al. [2.31] and S. Saito et al.[2.32] claim that the main reason of 
mobility degradation is remote coulomb scattering (RCS). They suggest that electron 
trap centers at the HfSiO/SiO2 interface and the fixed charges located at the 
Al2O3/SiO2 interface are probably responsible for the mobility reduction, respectively. 
The schematic model of electron trap centers in HfSiO/SiO2 stack is shown in Fig. 2.4. 
The RCS-limited mobility (µRCS) is calculated on the assumption that a fixed charge 
with a density of Nfix is located at the high-K/SiO2 interface. Here, µRCS is inversely 
proportional to Nfix. In general, the universal mobility (µuinv) is determined by the 
scattering from phonons and surface roughness [2.33]. Thus, they add the contributions 
of µRCS and conventional Coulomb scattering (µCoulomb) from interface traps and 
substrate impurities to the universal mobility according to Matthiessen’s rule as shown 
in Eq. 2.1. 




1111 ++=       -------- (2.1) 
 
 
They have found that the RCS suppresses the effective mobility in particular at the 
region of low effective field and the effective mobility of MOSFET with HfSiO could 




On the other hand, Han et al. [2.34] have proposed that a large amount of 
interface states in MOSFETs with HfO2 gate dielectric degrades the channel mobility 
and the asymmetric energy distribution of interface traps in n- and p-MOSFETs with 
HfO2 gate dielectric causes more degradation in n-channel mobility than in p-channel 
mobility compared to those of conventional MOSFET with SiO2 or SiON as gate 
dielectric.  It has been found that the density of interface traps in the lower half of 
bandgap is small whereas that in the upper half of bandgap is high.   They claim that 
Fig. 2.4  Schematic model of fixed charge centers and electron trap charge centers in 
HfSiO/SiO2 dielectric stack. The electron trap charge centers that are located at the 
HfSiO/SiO2 interface are probably responsible for the mobility reduction [2.31]. 
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this gross asymmetry of the Dit distribution in high-K gated MOSFETs is partially 
responsible for the frequent observation that the channel mobility in nMOSFETs tends 
to degrade more severely than in pMOSFETs with high-K gate dielectrics, because the 
electrons in the n-channel interact with interface traps in the upper half of the bandgap, 
while holes in the p-channel interact with interface traps in the lower half of the 
bandgap. 
Fischetti et al. [2.35] attribute the effective electron mobility degradation to 
remote phonon scattering (RPS).  The high dielectric constant of high-K dielectrics is 
due to their large ionic polarizability, which is usually accompanied by the presence of 
soft optical phonons. Associated with “soft” are low-energy lattice oscillations 
(phonons). They claim that the coupling of low-energy surface optical phonon modes 
arising from the polarization of the high-K dielectric, while small in the case of SiO2, 
to the inversion channel charge carriers causes a reduction of the effective electron 
mobility.  
Although the origin of channel mobility degradation by high-K dielectric is still 
controversial, it is clear that a viable high-K gate dielectric on Si must at least have a 
low density of interface traps and oxide charges either in high-K dielectric or at its 
interface with the interfacial layer in order to realize an acceptable transconductance 
for advanced CMOS technology.   Recently, encouraging results have been reported 
that the metal gate electrode is effective in screening the high-K’s surface optical 
phonon from coupling to the channel under inversion conditions, resulting in improved 
channel electron mobility [2.36].  
 
2.2.4 THRESHOLD  VOLTAGE RELATED ISSUES 
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Another critical parameter to realize the high-K dielectric as an alternative to 
SiO2 is the precise control of the threshold voltage (Vt) of MOSFETs.  Many research 
groups have reported the significant Vt shift in poly-Si/high-K dielectric devices 
compared to poly-Si/SiO2 control devices [2.31],[2.37],[2.38].  Hobbs et al. [2.37] 
have reported that Fermi-level pinning is a fundamental characteristic of the poly-
Si/Metal oxide interface that causes high Vt in MOSFET devices. For Hf-based 
materials, the interfacial Si-Hf bonds create dipoles, resulting in pinning the Fermi 
level just below the poly-Si conduction band edge. For Al2O3 gate dielectrics, the Si-
O-Al bonds pin the Fermi-level just above the Si valence band edge. This Fermi-level 
pining may induce the positive and negative flat-band voltage (Vfb) shift for the gate 
stack of n+Poly-Si and p+Poly-Si with HfO2 on SiO2, respectively, causing high Vt for 
MOSFET.  Fig. 2.5 shows that the Vfb’s for n+polysilicon and p+polysilicon converge 
as the number of ALD cycles is increased.  The initial region represents the change in 
Vfb for increasing surface coverage of the submonolayer HfO2.  Once complete surface 
coverage has occurred, ∆Vfb becomes constant.  The ∆Vfb saturation value seems to 
depend on the bond number ratio of Si-Hf to Si-O-Hf.  The high Vt of MOSFET, 
especially pMOSFET, due to Fermi-level pinning would be a major drawback for 
using polysilicon on high-K dielectric. 
On the other hand, it has been reported that work function of metal gate/high-K 
dielectric device is also changed after high temperature anneal, which may cause the 
thermal instability of Vt of MOSFET.  Schaeffer et al. have reported that the work 
functions of metal gates such as TaSi and TaSiN on HfO2 shift with post-gate anneal 
[2.39].  A larger work function shift is observed when the thermal budget is increased.  
It has been postulated that the reaction at the metal-dielectric interface could have 
caused the aforementioned variations.  Interfacial reaction, interdiffusion, or formation 
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of extrinsic states can manifest as thermal instability of work function or the threshold 




2.3 METAL GATE ELECTRODE AS AN ALTERNATIVE TO 
POLYSILICON GATE 
 
2.3.1 LIMITATIONS OF POLYSILICON GATE 
In a standard CMOS device, heavily doped polysilicon is used as the gate 
electrode.  The use of polysilicon clearly has a lot of advantages in the CMOS 
application.  However, the severe disadvantage of a polysilicon gate appears with 
thinner dielectrics and might limit the further scaling of the CMOS device.  The first 
limitation is so-called the poly-depletion effect (PDE).  Though heavily doped, the 
Fig. 2.5  Flat-band voltage versus number of HfO2 ALD cycle. The Vfb’s for n+ and p+ gates 
converge as the number of ALD cycles is increased.  (Inset: ∆Vfb versus number of HfO2
ALD cycles) [2.37]. 
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polysilicon still lacks sufficient charge carriers and shows depletion at the dielectric 
interface when the transistor channel is in inversion. A high inversion capacitance or 
lower CETinv (capacitor equivalent thickness in inversion) is required for high-current 
transistor operation where inversion charge in the channel is the key parameter. The 
depletion in the polysilicon gate limits the capacitance in inversion.  The contribution 
of the polysilicon depletion in the inversion capacitance reduction depends both on the 
doping concentration of polysilicon and on thickness of gate dielectric [2.40].  To 
achieve the target CETinv as required by the latest International Technology Roadmap 
of Semiconductors [2.41], the dielectric with a polysilicon gate should be additionally 
scaled down to compensate the EOT increment caused by polysilicon depletion 
compared to that with a depletion-free gate electrode such as metal gate.  Figure 2.6 
shows the required EOT to achieve the target CETinv for each gate electrode with 
different poly doping concentration versus technology node [2.41].  For example, at 
polysilicon doping of 1 × 1020 and 2 × 1020 cm3 for hp45 technology node, the 
dielectric thickness should be scaled down by 0.7 nm and 0.4 nm, respectively, due to 
PDE. To minimize the PDE, the doping range of polysilicon should be much higher 
than 3 × 1020 cm3.  However, these high doping level values might be hard to achieve.  
Hence, one solution would be to replace the polysilicon gate with PDE-free materials 
such as metal gate, including fully silicided gate, which will be discussed in Sections 
2.3.2 and 2.3.3. 
In addition, the dopant penetration such as boron from p+poly gate electrode 
through gate dielectrics leads to the uncontrolled Vt shift of the transistor [2.42].  This 
issue might be more significant for the device with high-K dielectric compared to that 
with SiO2, as most of the high-K materials become crystalline during PDA or the 
source/drain annealing process [2.43]. 





2.3.2 METAL GATE TECHNOLOGY 
The motivations for using metal gates as an alternative to polysilicon gate are 
to eliminate the gate depletion and dopant penetration.  In addition, they greatly reduce 
the gate sheet resistance.  However, there are strict requirements that the metals must 
satisfy in order to be useful for CMOS technology. The main requirements for metal-
gate integration are to find a material and/or process that enables work-function 
modulation but is also compatible with CMOS processing. For planar bulk CMOS 
devices, the metal gates must have work functions that are similar to n+ doped (4.2 
eV) and p+ doped polysilicon (5.1 eV) in order to maintain threshold voltages 
compatible with today’s operating voltage [2.44],[2.45].  Moreover, the metal gate 




 Poly-Si doping: 1×1020/cm3
 Poly-Si doping: 2×1020/cm3














Fig. 2.6  Required EOT for each gate electrode with different poly doping concentration 
versus technology node, where hp stands for the industry’s most aggressive half-pitch target 
[2.41]. 
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electrodes must be thermally and chemically compatible with the underlying gate 
dielectrics.  They must have good adhesion, and they could be controllably patterned.  
Work-function modulation is required in order to achieve the correct Vt for the 
transistors.  Some researchers have proposed the use of a single midgap metal (the 
work function is at the midgap of the silicon bandgap), which is straightforward and is 
a low-cost integration method.  However, this approach requires lower substrate 
doping to lower Vt, leading to significant short-channel effects, and hence limits its 
device application such as fully-depleted silicon on insulator (FDSOI) CMOS 
[2.45],[2.46]. 
Table 2.2 presents some of the possible candidate materials to be used as a 
metal gate electrode.  They include pure metal with high melting temperature, metal 
alloy, conductive metal oxide, metal nitride, and metal silicide.  For planar bulk 
CMOS devices requiring dual work functions, a simple and direct way is to use metal 
gate electrodes with two distinct work functions.  In this integration approach, one 
replaces p+ doped and the other replaces n+ doped polysilicon.  Although the 
successful CMOS integration with dual-metal gate electrodes on high-K dielectric 
using metal nitrides such as TaSiN for NMOS and TiN for PMOS has been reported 
[2.47], this approach requires critical etch and strip step to remove the first metal 
without damaging the gate dielectric.  Moreover, the thermal stability of metal 
gate/dielectric stack is another issue [2.45]. 
Another integration approach for dual work function operation is to tune the 
metal work function for either n-MOS or p-MOS by varying the alloy composition or 
by doping.  It has been reported that nitrogen implantation into Mo could tune the 
work function of metal electrode [2.48].  Here, the approach would be to deposit Mo 
for the NMOS and implant nitrogen into the Mo layer over the PMOS devices to 
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increase the work function.  RuTa alloy has also been able to meet both the 
requirement of p-MOSFETs (when Ta < 20%) and that of n-MOSFETs (when 40% < 
Ta < 54%) [2.49]. However, this approach might also have integration issues such as 
the thermal stability of metal gate/dielectric stack. In addition, satisfying Vt 
requirements depends on range of work functions achieved with metal-metal alloy 
system or influence of dopant [2.45]. 
The next approach for work function modulation is to use fully silicided (FUSI) 
gates.  The work function of metal silicide can also be tuned by the doping the 
polysilicon before silicidation anneal.  The details of FUSI process will be discussed in 
the next section. 
 
 
Type of Device Materials under consideration 
NMOS 
Ta, TaSiN, TaN, TaC, Ti, Mo, 
HfSi, NiSi+As doping, NiSi+Sb doping, etc. 
PMOS 
Ru, TiN, MoN, Ni, RuO2, 
PtSi, NiSi+B doping, NiSi+In doping, etc. 




Table 2.2  Summary of some possible metal gate materials reported in the literature 
[2.45],[2.47]-[2.58].  
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2.3.3 FUSI GATE PROCESS 
Among the various recent metal gate candidates, fully silicided (FUSI) metal 
gates or metal gates by complete gate silicidation (CGS) have been demonstrated on 
the extension of existing self-aligned silicide (Salicide) technology [2.51]-[2.55].  
FUSI gates offer several advantages over conventional metal gate processes such as 
easier integration and no PVD damage.  In addition, FUSI process requires no high 
temperature post-gate step, which avoids the integration issue on the thermal stability 
of the metal gate/dielectric interface.   
Successful integration of FUSI gates on MOSFET has been demonstrated by 
Tavel et al. [2.51] using CoSi2 gates on SiON for the first time.  CoSi2 FUSI gate 
(hereafter Co-FUSI) is obtained by total polysilicon gate silicidation after source/drain 
activation anneal with only one additional CMP step.  It is shown that Co-FUSI gate 
suppresses PDE and provides low gate resistivity, leading to improvement of device 
performance.  Figure 2.7 shows the C-V curves of nMOS transistors.  It clearly shows 
that Co-FUSI gate suppresses PDE and induces a Vfb shift.  The Vfb shift by Co-FUSI 
gate process is mainly due to the work function change during full silicidation of 
polysilicon.  Devices with nickel silicide [2.52]-[2.55], titanium silicide [2.56], 
hafnium silicide [2.57], and platinum silicide gates [2.58] have been reported 
subsequently.   
Qin et al. [2.59] are the first to demonstrate that the presence of dopant in 
polysilicon can affect gate work function upon full silicidation.  They have obtained 
three different work functions from n+-doped, p+-doped, and undoped polysilicon 
electrodes silicided with nickel.  The obtained values of work functions are 4.6, 4.9, 
and 5.0 eV for n+-doped, undoped, and p+doped polysilicon, respectively.   
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Later, Kedzierski et al. [2.60] have demonstrated the successful integration of 
FUSI gate with dual work functions in CMOSFET.  They achieve the dual work 
functions of nickel-FUSI gate using implantation of common dopants.  They show that 
As, P as well as B are capable to set threshold voltages useful to NMOS and PMOS 
transistors.  However, these FUSI processes may still have the integration issues such 






Fig. 2.7  C-V curves of nMOS transistors with W/L=50 µm/0.4 µm. Co-FUSI gate 
suppresses poly-depletion and induces a Vfb shift [2.51]. 
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FORMATION OF HfAlO GATE DIELECTRIC 






Thin hafnium-oxide film (HfO2) has been extensively studied among various 
metal oxides in recent years as a strong candidate for the next generation gate 
dielectric material because of its reasonably high dielectric constant value, 
thermodynamical stability in contact with Si, potential compatibility with polysilicon 
gate process and relatively low amount of fixed charge at the interface [3.1]-[3.6].  As 
discussed in Chapter 2, however, the HfO2 film has shown a poor thermal stability, 
which results in the increase of leakage current after subsequent thermal processes and 
the interfacial layer growth during following thermal processing.  The film is easily 
crystallized at a temperature as low as 400 ºC [3.7], forming grain boundaries which 
serve as leakage current paths and diffusion paths of impurities such as oxidant [3.8]. 
Therefore, high temperature processing causes the increase of the leakage current of 
HfO2 as well as the increment of equivalent oxide thickness (EOT) due to the 
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additional growth of interfacial layer.  This can pose a serious limitation to further 
scaling of HfO2 into the regime of EOT of 10 Å and below.   
Recently, several research groups [3.7],[3.9],[3.10] have reported that 
incorporation of Al into HfO2 film helps to improve the thermal stability of HfO2 film 
and retard the oxygen diffusion through the film.  The retardation of oxygen diffusion 
is probably attributed to both reduced oxygen diffusion coefficient through the bulk of 
the film and reduced the grain boundary paths due to the enhanced thermal stability 
[3.11].  In addition, the acceptably high dielectric constant value and band offset value 
of HfAlxOy (hereafter HfAlO) alloy make the film one of the most promising 
candidates for high-K gate dielectric application. 
Until now, HfAlO has been formed by using two separate metal precursors 
such as HfCl4 and Al(CH3)3 with H2O as oxygen source in Atomic Layer Deposition 
(ALD) [3.9]-[3.12], or by using  two sputtering targets of Hf and Al in Jet Vapor 
Deposition (JVD) [3.7] or Physical Vapor Deposition (PVD) [3.13].  However, little 
work has been reported on the valuable result using Metal Organic Chemical Vapor 
Deposition (MOCVD) system that is considered as one of useful high-k deposition 
system. The reason is probably because the process using two precursors in MOCVD 
is much more complicated and difficult than that in ALD.  In this chapter, the 
successful deposition of high quality HfAlO film with a wide range of composition 
ratio controllability between HfO2 and Al2O3 in HfAlO is demonstrated using a single 
cocktail liquid source in a MOCVD system, which is a suitable techniques for mass 
production in terms of process simplicity and reproducibility. In addition, the effect of 
the composition ratio on the electrical properties of HfAlO is also studied. 
 
 





3.2.1 HfAlO DEPOSITION USING A SINGLE COCKTAIL SOURCE 
MOCVD HfAlO films were deposited using a multi-chamber cluster tool, so 
that all the processes including surface nitridation (SN), HfAlO deposition, and post 
deposition annealing (PDA) were carried out without breaking the vacuum. Surface 
nitridation (SN) were preformed at 700ºC for 1 minute in an NH3 ambient. HfAlO 
films were then deposited at 350ºC ~ 600ºC using a single cocktail source, 
HfAl(MMP)2(OiPr)5.   
Figure 3.1 shows the chemistry of the single cocktail source. It consists of two 
central atoms of Hf and Al and two kinds of ligands that are OR: Oi-C3H7 (OiPr) and 
OR’: OC(CH3)2CH2OCH3 (MMP).  By decomposition of this precursor in the chamber 
at a raised temperature, HfAlO film can be obtained.  The composition ratio between 
Hf and Al in HfAlO film might be dependent on the process condition such as 
deposition temperature, liquid precursor flow rate, carrier gas flow rate, and so on.  
Since the precursor which is a liquid at room temperature has extremely low 
vapor pressure of about 6.4 × 10-5 Torr, a Liquid Delivery System (LDS) was adopted 
for the delivery of the precursor into the chamber. This precursor is first introduced 
into a vaporizer chamber by a push gas (argon) and its flow rate is controlled by Liquid 
Mass Flow Controller (LMFC).  Another gas line of argon, called argon carrier gas, is 
used to vaporize the liquid precursor in the vaporizer chamber and carries the 
vaporized precursor into the process chamber. After deposition of high-K dielectric, 
PDA was performed at 700ºC for 1 minute in a N2 ambient to remove the H- and/or C-
containing bonds in the film and densify the film [3.2],[3.14]. 









3.2.2 FABRICATION PROCEDURES OF MOS CAPACITOR AND  
TRANSISTOR 
The fabrication of metal-oxide-silicon (MOS) capacitors started with field 
oxide isolation on p-type Si (100) substrate (4-8 Ω·cm resistivity) and active region 
patterning. The fabrication of NMOS transistor started with p-well formation on p-type 
Si (100) substrate (4-8 Ω·cm resistivity) using well implantation followed by a rapid 
thermal annealing (RTA). After the standard pre-gate clean and a final dilute 1% HF 
dip, the wafers were inserted into a 3-chamber MOCVD cluster tool.  Surface 
nitridation technique has been employed to passivate the substrate prior to HfO2 
deposition to minimize the interfacial layer growth [3.15].  After surface nitridation, 
HfAlO films were deposited. For comparison, pure HfO2 samples were also prepared 
by MOCVD at 400ºC using Hf(OC(CH3)3)4 precursor contained in a bubbler system, 
which can be bubbled and delivered by argon. TaN was deposited for gate electrode 
using reactive sputtering.  For investigation of thermal stability of the high-K films, 







OR : Oi-C3H7 (OiPr),  
OR’ : OC(CH3)2CH2OCH3 (MMP)
Fig. 3.1  The chemistry of the single cocktail liquid source: 
HfAl(MMP)2(OiPr)5 
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transistor fabrication, a RTA for source/drain activation was performed at 900ºC for 30 
sec after TaN gate electrode patterning and source/drain implantation. All devices were 
subjected to a forming gas anneal at 420ºC for 10 minutes after metallization. Table 




3.2.3 EXPERIMENTAL SETUP  
Thick HfO2 and HfAlO films with a thickness of around 200 Å were also 
prepared for X-ray diffraction (XRD) and X-ray photoelectron spectroscopy (XPS) 
analysis. The crystallinity properties of HfAlO and HfO2 were checked by XRD and 
composition ratio of HfAlO films were evaluated by XPS depth profile.  The 
capacitance versus voltage (C-V) and the current versus voltage (Jg – V) measurements 
were conducted using HP 4284A precision LCR meter and HP4156A precision 
semiconductor parameter analyzer for MOS capacitors. The frequency used for C-V 
measurement was 100 kHz. The EOT of each gate dielectric was extracted taking 
quantum mechanical (QM) effect into consideration using a simulator developed by 
UC Berkeley [3.16].  The Vfb value of each sample is calculated from the comparison 
of its C-V curve with the C-V curve simulated by the aforementioned simulator. The 
transistor performances were evaluated using HP 4155B semiconductor parameter 
analyzer for NMOS transistor. 
 





¾ MOS Capacitor Fabrication 
• Field oxidation and active patterning 
• RCA cleaning and DHF (1:100) dip 
• Surface nitridation:  
NH3, 700oC, 60sec, 50 torr 
• High-k deposition in MOCVD 
cluster tool 
a. HfAlO Dep. at 350~600ºC  
using HfAl(MMP)2(OiPr)5  
b. HfO2 Dep. at 400ºC  
using Hf(OC(CH3)3)4  
• Post deposition annealing (PDA): 
N2, 700oC, 60sec, 200Torr 
• RTA: 950oC, N2, 30 sec (or skip) 
• TaN deposition: 3mT, 400W 
• Gate patterning 
• RTA: 950oC, N2, 30 sec (or skip) 
• Forming gas anneal: 
420oC, 10 min in a H2/N2 ambient  
¾ NMOS Tr. Fabrication 
• P-well Formation 
• RCA cleaning and DHF (1:100) dip 
• Surface nitridation:  
NH3, 700oC, 60sec, 50 torr 
• High-k deposition in MOCVD 
cluster tool 
c. HfAlO Dep. at 450ºC  
using HfAl(MMP)2(OiPr)5  
d. HfO2 Dep. at 400ºC  
using Hf(OC(CH3)3)4  
• Post deposition annealing (PDA): 
N2, 700oC, 60sec, 200Torr 
• TaN deposition: 3mT, 400W 
• Gate patterning  
using Single Tr. Mask 
• S/D formation 
• RTA: 900oC, N2, 30 sec  
• Forming gas anneal:  
420oC, 10 min in a H2/N2 ambient 
Table 3.1  Fabrication process for MOS capacitor and NMOS Transistor. 
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3.3 RESULTS AND DISCUSSION 
 
3.3.1 COMPOSITION RATIO CONTROL OF HfAlO FILM BY PROCESS 
   VARIATION  
For HfAlO films, there exists an optimum ratio between Hf and Al for 
achieving the best electrical properties.  Therefore, the major concern in using a single 
source for the MOCVD HfAlO process is how to control the composition ratio 
between Hf and Al in HfAlO film.  Variations of process conditions were attempted to 
obtain the acceptably wide range of composition ratio variation.  
First, the effects of flow rates of argon carrier gas, oxygen reaction gas, and 
liquid precursor were investigated. The deposition temperature and deposition pressure 
were fixed at 400ºC and 400 mTorr, respectively.  Figure 3.2 shows the dependence of 
the composition ratio on the flow rate variations of (a) argon carrier gas, (b) oxygen 
reaction gas, and (c) liquid precursor.  As seen in Fig. 3.2, the composition ratio is not 
much affected and the controllable range by flow rate variations is between 70 ~ 80 % 
of HfO2 in HfAlO.  It is interesting to note that HfAlO film can successfully be 
obtained even without O2 flow and the composition ratio of the sample without O2 
flow is not much different from those of the samples deposited with O2 flow of 50 
sccm and 100 sccm, as shown in Fig. 3.2 (b). This result indicates that O2 flow has 
little effect in the deposition of HfAlO when the precursor HfAl(MMP)2(OiPr)5 is used.  
This is probably due to the fact that oxygen can be supplied from the precursor itself 
through thermal decomposition process in the chamber.  
 




Next, the effect of deposition temperature was investigated. Figure 3.3 shows 
the XPS depth profiles of HfAlO films deposited at three different deposition 
temperatures of 350ºC, 450ºC, and 600ºC. The three samples are denoted as HfAlO-
350, HfAlO-450, and HfAlO-600, respectively. The thicknesses of HfAlO-450 and 
HfAlO-600 samples were around 200 Å, while that of HfAlO-350 was around 70 Å 
because of very low deposition rate at 350°C.  It is observed that the carbon 
concentration in the film decreases with the increase of deposition temperature.  
However, the carbon concentrations in the film bulks are all reasonably low even at 
HfAlO-350 sample, so it is expected that the carbon concentration may not play a 
decisive role in electrical properties of HfAlO films in our experiments.  The HfAlO-
350 sample shows more Al incorporation than Hf incorporation in the film, whereas 
HfAlO-450 and HfAlO-600 samples show more Hf incorporation.  The relatively 
































Liquid flow rate [mg]
Fig. 3.2 Dependence of composition ratio on process parameters such as (a) Ar carrier flow 
rate, (b) O2 flow rate, and (c) Liquid precursor flow rate. Deposition temperature is 400ºC. 
The composition ratio is not much affected by the flow rate. 
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lower sputtering rate during XPS measurement, as the film is much thinner than the 






















































































Fig. 3.3  XPS depth profiles of HfAlO films deposited at (a) 350ºC, (b) 450ºC, and (c) 
600ºC. The 350ºC sample exhibits Al-rich property while the 450ºC and 600ºC samples 
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The composition ratio between HfO2 and Al2O3 for each HfAlO sample was 
evaluated, taking the values at the middle portion of the high-K film in XPS depth 
profile.  The temperature dependences of deposition rate and composition ratio are 
shown in Fig. 3.4.  As shown in the figure, a wide range of composition ratio between 
45 to 90 % of HfO2 in HfAlO is achieved by varying the deposition temperature.  
Higher temperature deposition introduces more hafnium into the film but there is a 
turn-around point of the composition ratio at the deposition temperature of 450ºC 
where the HfO2 percentage is maximum of around 90% (Al2O3 10%).  From the results 
in Figs. 3.3 and 3.4, it is found that the deposition temperature plays a major role in the 
composition ratio control. Comparing the deposition rate and composition ratio shown 
in Fig. 3.4, it is interesting to note that the composition ratio has a very strong 
correlation with the deposition rate.  Higher deposition rate causes the higher Hf 
incorporation into the film.  Study of detailed mechanism for this behavior would be 
interesting.  
 
Fig. 3.4  Temperature dependence on deposition rate and composition ratio of HfAlO. The 
composition ratio changes over a wide range and shows a very strong correlation with the 
deposition rate. 
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3.3.2 THERMAL STABILITY OF HfAlO 
Most of high-K dielectric films are apt to be crystallized during deposition or 
subsequent high temperature process.  Poly-crystallization of thin films generates grain 
boundaries in thin dielectric films which act as leakage current path, resulting in high 
leakage current.  Therefore, to remain amorphous after thermal process is important to 
achieve the lower leakage current.  Figure 3.5 shows the images taken by high-
resolution cross-sectional transmission electron microscopy (XTEM) of HfO2 and 
HfAlO with TaN gate electrode.  Both films were deposited at the same temperature of 
400ºC and went through the same PDA condition of 700ºC for 1 minute.  It is clearly 
seen that HfAlO film remains amorphous after PDA at 700ºC while HfO2 is 








Fig. 3.5  XTEM images of HfO2 and HfAlO after 700ºC in-situ PDA treatment. HfAlO layer 
remains amorphous while HfO2 is crystallized. Both films were deposited at 400ºC without 
surface nitridation. 
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The same trend is also found in X-ray diffraction (XRD) measurement.  Figure 
3.6 shows the XRD spectra of HfO2, HfAlO-400, and HfAlO-450 after annealing at 
different temperature. The thicknesses of HfO2 and two HfAlO samples deposited at 
400ºC and 450ºC were around 200 Å.  The result shows that the as-deposited HfO2 
film is already crystallized, showing three crystalline peaks related with HfO2 (-111), 
(111), and (002), which is well matched with result in the literature [3.8]. However, 
two HfAlO samples remain amorphous up to 800ºC for 20 second annealing.  And 
both samples do not show the strong crystalline peak of HfO2 (-111) even after the 
annealing at 1000°C, indicating the significant improvement in thermal stability by 
adding Al into HfO2.  It is interesting to observe that HfAlO-450 film dose not show 
the strong (002) peak unlike HfAlO-400.  It is not clear at the moment why HfAlO-450 
film shows less crystallization than HfAlO-400 even though HfAlO-450 contains less 
amount of Al2O3 fraction in the film.  The important point to be noted is that thermal 
stability of HfAlO could be improved by incorporation of Al2O3 of as low as 10%.  
Lower fraction of Al2O3 in HfAlO will have advantage of less reduction of dielectric 
constant, as the K value of Al2O3 is much smaller than that of HfO2.  






























































Fig. 3.6 XRD spectra of (a) HfO2, (b) HfAlO-400, and (c) HfAlO-450 after annealing at 
different temperatures. As-deposited HfO2 is already crystallized while HfAlO remains 
amorphous up to 800ºC. 
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3.3.3 WET CHEMISTRY OF HfAlO 
One of the critical challenges for the implementation of high-K dielectric into a 
standard CMOS flow is the complete removal of high-k dielectric on the active regions, 
especially in source/drain region, before source/drain implantation and its activation 
anneal.  The residue of high-K dielectric may cause the knock-on metal into the 
source/drain regions and create an obstacle to silicidation of the source/drain regions 
[3.17].  A wet chemistry to etch high-K dielectrics would be advantageous to avoid 
plasma damage and overetching to Si substrate during a dry etch.  It has been reported 
that HfO2 after high temperature annealing is hardly etched by a dilute HF solution at 
room temperature [3.17],[3.18] and its etch rate is also dependent on the degree of 
crystallization [3.19].  In this section, we investigate the effect of Al incorporation into 
HfO2 film on wet chemistry. 
Figure 3.7 shows the etch rate at 1:100 DHF solution of HfO2 and three kinds 
of HfAlO films. The initial thicknesses of all high-K films are around 200 Å.  While 
the etch rate of as-deposited HfO2 film is close to that of SiO2, those of all the as-
deposited HfAlO films are much higher. It is interesting to note that as-deposited 
HfAlO-450 sample shows lower etch rate than HfAlO-400 and HfAlO-500 films. This 
is probably due to lower Al incorporation into HfO2. This result indicates that the etch 
rate of HfAlO film is strongly dependent on Al composition ratio. After 700℃ PDA, 
the etch rate of HfO2 film is substantially reduced due to densification and 
crystallization of film. On the contrary, HfAlO-450 film can still be etched away 
because it remains amorphous and the etch rate is two times higher than that of SiO2, 
which is around 0.5 Å/sec.  As the RTA temperature increases, the etch rate of HfAlO-
450 film continues to decrease until 900ºC due to the densification of the film. Once 
the film starts to crystallize above 900ºC, its etch rate tends to saturate.  However, the 
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etch rate of around 0.5 Å/sec is still high enough to etch away the whole film within an 
acceptable dipping time.  On the contrary, HfAlO-400 film becomes hardly etched by a 
DHF solution after 900ºC RTA probably due to the higher degree of crystallization 
compared to HfAlO-450 film as discussed in Fig. 3.6.  This result indicates that the 
etch rate of HfAlO film is also dependent on the degree of crystallization and the 
HfAlO-450 film can be etched away by a DHF solution even after high temperature 
anneal owing to the low degree of crystallization. This result shows that HfAlO has 
clear advantage over HfO2 for the implementation into a standard CMOS flow in terms 
of the easy removal of high-k dielectric on the active regions. 
 
 

























Dep. & Anneal Temp (oC)
SiO2
Fig. 3.7  The dependence of etch rate at a dilute 1% HF (1:100 DHF) solution of HfO2 and 
HfAlO films on deposition and RTA temperature.  The dashed line that is the etch rate of 
thermal oxide (SiO2) is a guide for the eyes. 
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3.3.4 INTERFACIAL LAYER GROWTH  
HfO2 has been known to be transparent to the oxygen diffusion [3.20]. 
Annealing in an oxygen-rich ambient will lead to fast diffusion of oxygen through the 
HfO2, causing the growth of uncontrolled low-k interfacial layer. The uncontrolled 
low-k layer poses a serious limitation to the scaling of EOT for HfO2 gate dielectrics. 
It has been demonstrated that alloying HfO2 with Al using atomic layer deposition 
(ALD) system results in the reduction of interfacial layer growth as well as the 
retardation of crystallization of HfO2 films [3.11]. In addition, the interfacial layer 
growth becomes smaller with more Al incorporated into HfO2.  However, the HfAlO 
film by alloying HfO2 with Al using MOCVD system shows somewhat different 
properties from ALD HfAlO films in terms of the interfacial layer growth. 
Figure 3.8 shows the increment of interfacial layer thickness of MOCVD 
HfAlO and HfO2 samples before and after high temperature RTA at 950ºC, where the 
thickness of interfacial layer was measured using spectroellipsometry. While HfO2 
with surface nitridation (SN) shows the interfacial layer thickness increase of around 
4.5 Å, HfAlO with surface nitridation has little change in interfacial layer thickness. 
This is attributed to retarded oxygen diffusion by incorporation of Al into HfO2 [3.11].  
In addition, the increment of interfacial layer shows little dependence on HfAlO 
deposition temperature. Therefore, 10% Al2O3 incorporation into the film is enough to 
prevent the oxygen diffusion through the high-K film. It is interesting to note that the 
Al2O3 composition ratio in MOCVD HfAlO film plays little role in the resistance to 
oxygen diffusion, unlike ALD HfAlO film.  
It is well expected that the increment of interfacial layer may cause the increase 
of EOT of MOS capacitor with high-K film. The increment of EOT of HfO2 due to the 
increment of interfacial layer is around 5 Å, which will be shown in Fig. 3.11 (b).  






3.3.5 MOS CAPACITORS WITH TaN/HfAlO GATE STACK  
Figure 3.9 shows the C-V characteristics of HfO2 and HfAlO films deposited at 
different temperatures. The frequency used for C-V measurement was 100 kHz. The 
flat-band voltages (Vfb) of all HfAlO samples slightly shift in positive direction due to 
incorporation of Al into HfO2 but no strong dependence on HfAlO deposition 
temperature is observed. This result is somewhat different with other result obtained 





















Fig. 3.8  Increment of interfacial layer (I.L.) of HfO2 and HfAlO before and after high 
temperature RTA at 950ºC for 30 second. The thickness of I.L. was measured using 
spectroellipsometry. While HfO2 with surface nitridation (SN) shows the interfacial layer 
increase of around 4.5 Å, HfAlO with SN has little change in interfacial layer thickness from 
the fact that the increase of I.L. is less than 1 Å.  
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the composition ratio. This weak dependence of flat-band voltage shift on composition 
ratio of HfAlO deposited by MOCVD will have an advantage in tighter threshold 
voltage (Vt) control of MOSFET compared to the case of HfAlO deposited by ALD.   
 
However, dielectric constant value exhibits a very strong dependence on 
composition ratio of HfAlO, as shown in Fig. 3.10 (a).  The dielectric constant value 
was calculated from EOT and physical thickness of each HfAlO or HfO2 samples.  All 
samples had no additional RTA treatment after TaN deposition to minimize possible 
reaction with TaN gate electrode during high temperature process.  As expected, 
higher amount of Al incorporation significantly decreases dielectric constant.  HfAlO 
film deposited at 450ºC, which contains 10% of Al2O3, shows the dielectric constant of 







 SN + HfO2
 SN + HfAlO-350
 SN + HfAlO-400
 SN + HfAlO-450















Fig. 3.9  Normalized C-V curves for HfO2 and HfAlO films deposited at different 
temperature. The Vfb values of all HfAlO samples show slight positive shifts. 
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19.  However, the dielectric constant value is significantly reduced to 13 once the 
Al2O3 fraction is increased to 53%. This trend is well matched with the other result 
reported by L. Manchanda, et al., [3.13], which used the sputtered HfAlO.   
The effect of subsequent high temperature process on the dielectric constant of 
the film is also investigated. HfAlO films deposited at 450°C with three different 
thicknesses of 30 Å, 40 Å, and 60 Å went through a high temperature RTA at 950°C 
for 30 sec.  The K value extracted from the relationship between EOT and physical 
thickness is around 20, as shown in Fig. 3.10 (b), which is similar to that of HfAlO-
450 in Fig. 3.10 (a).  The result indicates that this acceptably high K value of HfAlO-
450 is well maintained after high temperature RTA at 950ºC. The figure also shows the 
interfacial layer thickness is around 6 Å even after high temperature RTA. This thin 
interfacial layer is attributed to improved diffusion barrier properties against oxidant, 
which will be one of main advantages of HfAlO over HfO2 for the application where 
very thin EOT is required. 
 
 




Fig. 3.10  (a) K-values of HfO2 and HfAlO films. HfAlO deposited at 450ºC shows 
acceptable K value of 19. (b) Evaluation of K value of HfAlO-450 film after high 
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Since the HfAlO deposited at 450ºC shows relatively high dielectric constant 
value and still shows similar level of thermal stability and electrical properties 
compared to other HfAlO samples with higher Al2O3 fraction, it can be regarded as the 
best condition in our work.   The results in Figs. 3.11 – 3.13 were obtained from 
HfAlO films deposited at 450ºC.  Fig. 3.11 (a) shows the leakage currents, before and 
after RTA at 950ºC for 30 sec, of HfO2 and HfAlO with a thickness of around 40 Å. 
For both HfO2 and HfAlO samples, the leakage currents increase after RTA. The 
reason for increment of leakage current is attributed to the formation or enlargement of 
grain boundary and/or defects such as pinhole. As can be seen, HfAlO shows lower 
leakage current for both before and after RTA compared to HfO2 due to the improved 
thermal stability and larger band offset [3.9]. However, the leakage current difference 
at low voltages between HfO2 and HfAlO after RTA looks to be not that much from 
the figure. The reason for relatively smaller difference in leakage current after RTA is 
due to the large increment of interfacial layer of HfO2 sample, resulting in the 
increment of final EOT of HfO2 which helps to lower the leakage current.  Figure 3.11 
(b) shows the trend more clearly.  It shows leakage current versus EOT of HfAlO and 
HfO2 before and after 950℃ RTA treatment.  If the leakage currents of HfO2 and 
HfAlO at the same EOT are compared, however, HfAlO shows much lower leakage 
current by around 2 orders of magnitude compared with HfO2.  
Thermal stability with top metal electrode was also investigated and the result 
is shown in Fig. 3.12.  In this case, the RTA at 950ºC was done after the formation of 
TaN electrode.  The pure HfO2 shows tremendous increase in leakage current after 
RTA, which indicate that HfO2 is degraded by the reaction of TaN during high 
temperature processing. On the contrary, HfAlO shows much smaller increase, which 
indicates better compatibility with TaN metal electrode relative to HfO2.  
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Fig. 3.11  (a) Leakage currents of 40 Å HfAlO and HfO2 before and after 950ºC RTA. RTA 
was done before the formation of TaN electrode. (b) Ig vs. EOT of HfAlO and HfO2 before 
(▲,∆) and after  (●,○) 950ºC RTA treatment. Solid symbols represent the HfAlO and open 
symbols represent the HfO2, respectively. The leakage current was measured at the gate 
voltage of –1V + Vfb (Ig@-1V+Vfb). 





3.3.6 MOSFETS WITH TaN/HfAlO GATE STACK 
NMOSFET’s transconductance (Gm) and drain current (Id) characteristics of 
HfAlO and HfO2 with TaN gate electrode are shown in Fig. 3.13.  The EOT values of 
HfAlO and HfO2 are 17.0 Å and 17.5 Å, respectively. Drain saturation currents (at Vg 
– Vt = 1.5 V and Vd = 1.5 V) are 15.7 µA/µm and 27.6 µA/µm for HfO2 gate device 
and HfAlO gate device, respectively. While the device with HfAlO gate dielectric 
shows the well-behaved Gm-Vg and Id-Vg characteristics, the device with HfO2 gate 
dielectric shows the degraded Gm-Vg and Id-Vg characteristics due to the large gate 
leakage current possibly by the reaction with TaN electrode during source/drain 
implantation annealing step, as discussed in Fig. 3.12. This result indicates that the 























Vg - Vfb [Volt]
 SN + HfAlO 
 SN + HfO2 
Fig. 3.12  Leakage currents of 40Å HfAlO and HfO2 before and after 950ºC RTA. RTA was 
done after the formation of TaN electrode. HfAlO shows better compatibility with TaN gate 
electrode. 
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compatibility of high-K gate dielectric with gate electrode is also important to achieve 







It is demonstrated that a high quality MOCVD HfAlO dielectric film can 
successfully be deposited with a wide range of composition controllability between 
HfO2 and Al2O3 in HfAlO using a single cocktail liquid source HfAl(MMP)2(OiPr)5.  
A composition ratio between 45 to 90 % of HfO2 in HfAlO is achieved by controlling 



































Fig. 3.13  Transconductance (Gm) and drain current (Id) characteristics of TaN metal gate 
NMOSFETs with HfAlO (solid lines) or HfO2 (dotted lines) gate dielectrics.  
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deposition process parameters. It is found that the deposition temperature plays a major 
role in the composition ratio control. Higher temperature deposition introduces more 
hafnium into the film but there is a turn-around point of the composition ratio at the 
deposition temperature of 450ºC where the HfO2 percentage is maximum of around 
90% (Al2O3 10%). The effect of the composition ratio between HfO2 and Al2O3 on the 
electrical properties of the film is also investigated.  The HfAlO film with 90% HfO2 
(10% Al2O3), which has minimum sacrifice of K value (around 19), shows a great 
improvement in thermal stability and significant reduction of interfacial layer growth 
during subsequent thermal processes, leading to the reduction in leakage current by 
around 2 orders of magnitude compared to pure HfO2 film. The HfAlO film also 
shows good compatibility with TaN metal gate electrode, under high temperature 
annealing process.  In addition, the higher etch rate in DHF solution of HfAlO than 
that of HfO2 owing to the improved thermal stability and lower degree of 
crystallization will give the clear advantage to HfAlO over HfO2 for the 
implementation into a standard CMOS flow in terms of the complete removal of high-
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THERMAL INSTABILITY OF EFFECTIVE WORK 






Aggressive scaling of CMOS devices requires the metal gate electrode on high-
K dielectrics for nanoscale CMOS devices because of low gate leakage current and 
poly-depletion-free feature.  In selecting metal gate materials for device integration, 
the effective work functions (Φm,eff) of metal gates is an important consideration 
because it directly affects the threshold voltage and the performance of a transistor.  
However, the Φm,eff values of metal gates on gate dielectrics are reported to be different 
from their vacuum work functions (Φm,vac) and dependent on the underlying gate 
dielectric [4.1]. This phenomenon was explained either by metal-induced gap states 
(MIGS) theory [4.1]-[4.4] or by chemical bonding theory [4.5]-[4.7].  In MIGS theory, 
charging of interface states at the metal/dielectric interface creates a dipole that tends 
to drive the band lineup toward a position that would give zero dipole charge.  For 
pure metals which have not experienced high temperature thermal processes, the 
experimental data appear to be in good agreement with the MIGS theory [4.1].  
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However, the behavior of Φm,eff of metal nitrides on high-K dielectric, which is a 
promising gate stack structure for near future CMOS device, has still been poorly 
understood, especially under high temperature thermal processes which are required 
for actual CMOS device fabrication.   
In this chapter, the new findings on the thermal instability of Φm,eff of 
metal/high-K stack and its material dependence will be discussed and a model to 
explain the phenomenon of the thermal instability of Φm,eff and its material dependence  
will be proposed. 
 
 
4.2 THEORETICAL BACKGROUND OF METAL-DIELECTRIC 
INTERFACE 
 
4.2.1 METAL-SEMICONDUCTOR INTERFACE 
The requirement that Fermi levels match up results in potential barrier to 
charge transfer between a metal and a semiconductor.  Such a barrier, commonly 
referred to as a Schottky barrier, arises because the work functions of the metal and the 
semiconductor are different.  Ideally we can calculate the difference and predict the 
behaviour of the metal on a semiconductor structure.  When there is no charge transfer 
across the metal-semiconductor interface, the Schottky barrier height for the electrons 
(ΦBn) is given by the difference between the work function of the metal in vacuum 
(Φm,vac) and the electron affinity of the semiconductor (χs), that is, 
  
,Bn m vac sχΦ = Φ − .            (4-1) 
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However, it has been observed experimentally that Eq. (4-1) is not generally 
obeyed.  Bardeen proposed a Surface State model to explain this observation [4.8].   
Bardeen’s model postulates a high density of surface states of the order of 1 per 
surface atom at a well-defined energy relative to the conduction band edge of the 
semiconductor, and these states act to pin the metal Fermi-level.  However, later Heine 
pointed out that the high density of surface states did not exist in the fundamental gap 
for most metal-semiconductor interfaces and suggested another model, the virtual gap 




4.2.2 INTRINSIC STATES OR METAL-INDUCED GAP STATES (MIGS) OF 
METAL-SEMICONDUCTOR INTERFACE 
The virtual gap states (VGS) model, which was introduced by Heine [4.9], 
assumes that within the band gap of the semiconductor the wave functions of the metal 
electrons are tailing into the virtual gap states of the complex band structure of the 
semiconductor.  Later, these states in the band gap have been called as metal-induced 
gap states (MIGS) or simply intrinsic states [4.1],[4.2].  Recently, using electron 
energy loss spectroscopy (EELS), MIGS have been experimentally observed by Muller 
et al. for MgO/Cu interfaces [4.10].  
The continua of MIGS have branch points where the character of these states 
changes from mostly valance-band- or donorlike to predominantly conduction-band- or 
acceptorlike.  If the Fermi level is above, coincide with, and drops to below the branch 
point, the net charge density in interface-induced gap states is negative, vanishes, and 
becomes positive, respectively.  Therefore, these branch points are intuitively called 
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the charge neutrality levels (CNL) of the MIGS [4.11].   The CNL is like a Fermi level 
for interface states; it is the energy near midgap to which the interface states are filled 
in a neutral surface.  Charge transfer generally occurs across the interface due to the 
presence of intrinsic interface states.  Charging of these interface states creates a dipole 
that tends to drive the band lineup toward a position that would give zero dipole charge. 
Figure 4.1 illustrates the distribution of MIGS at the metal-dielectric interface 
and charging character of interface state for the case where the Fermi level (EF,m) is 
above the charge neutrality level in the dielectric (ECNL,d). For this case, a negatively 
charged dipole is created on the dielectric side.  This interface dipole drives the band 
alignment so that EF,m goes toward ECNL,d, and hence the Φm,eff value would differ from 
the Φm,vac value.  The work function change is proportional to the difference between 
Φm,vac and ΦCNL,d [=(Evac-ECNL,d)/q] and the relationship between Φm,eff and Φm,vac is 
given by the following equation [4.1], 
 
, , , ,( )m eff CNL d m vac CNL dSΦ =Φ + Φ −Φ .      (4-2) 
 
The parameter S in Eq. (4-2) is a slope parameter or dimensionless pinning 
factor, which describes if the barrier is “pinned” or not. S varies between the limits S=1 
for unpinned Schottky barrier, to S=0 for Bardeen barriers, which are pinned by a high 
density of interface states.  Materials with a smaller S tend to pin the metal Fermi level 
more effectively to ECNL,d.  It is now known that S depends on the electronics part of  
the dielectric constant ε∞ [4.11],[4.12], which can be obtained using the experimental 
value of refractive index, ε∞=n2 [4.3].  The slope parameter S obeys an empirical 
relationship given by 
 



















4.2.3 EXTRINSIC STATES OF METAL- OR POLYSILICON-
SEMICONDUCTOR INTERFACE  
The MIGS model which explains the dependence of Φm,eff on gate dielectric 
material has been particularly successful for metal-dielectric interfaces where there is 
minimal interaction or where intrinsic states or MIGS dominate.  In addition, this 
model can be applicable for the interface of the heavily doped polysilicon and gate 








% accepter- (solid) and 








Fig. 4.1  Energy band diagram (left) and charging character of interface states (right) for the 
metal-dielectric interface, where the Fermi level (EF,m) is above the charge neutrality level in 
the dielectric (ECNL,d).  In general, the character of interface states becomes more acceptor-
(donor-) like toward the conduction (valence) band, as indicated by the solid (dashed) line. 
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However, in addition to the dependency on the gate dielectric material, the metal gate 
work function has been observed to be dependent on process conditions.  Schaeffer et 
al. [4.13] have reported that the work functions of the TaN, TaSi, and TaSiN metal 
gates on HfO2 change with post-gate anneal.  A larger work function shift is observed 
when the thermal budget is increased.  It is postulated that the reaction at the metal-
dielectric interface could cause the aforementioned variations.  Interfacial reaction or 
formation of extrinsic states can manifest as thermal instability of work function or the 
threshold voltage of transistor.  In addition, extrinsic states at the metal-dielectric 
interface or polysilicon-dielectric interface could drive Fermi-level pinning and 
convergence of work function to a pinning level. 
Recently, a serious problem has emerged in field effect transistors (FETs) with 
HfO2 gate oxide and polysilicon gate electrodes, where large shifts in the gate 
threshold voltages are seen compared to their values in FETs with SiO2 [4.14].  For 
HfO2 layers on 2.3 nm of underlying thermal SiO2 oxide, it is observed the flat-band 
voltages (Vfb) are shifted by about +0.2 V and -0.5 V compared to those of SiO2 for n-
doped polysilicon and p-doped polysilicon gates, respectively.  These values can be 
converted into an energy band diagram as shown in Fig. 4.2.  In this diagram, doped 
polysilicon on SiO2 is able to move the Fermi level up to the Si conduction band (CB) 
edge and down to the valence band (VB) edge, but on an increasingly thick layer of 
HfO2 it can only move EF to within 0.2 eV of CB and down to 0.5 eV of VB.  This 
inability to fully shift the Fermi level across the Si gap has been attributed to a 
“pinning” of the Fermi-level at the oxide polysilicon interface [4.15].  This effect has 
now been reproduced by various groups [4.16]-[4.19] and it has been generally 
concluded that the effect is due to Si-Hf bond formation by the interaction between the 
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The fabrication of metal-oxide-silicon (MOS) capacitors started with field 
oxide isolation on p-type Si (100) substrate (4-8 Ω cm resistivity) and active region 
patterning.  MOCVD HfAlO dielectric films [4.20] with physical thicknesses of 40 
Fig. 4.2  Change of flat-band potential vs HfO2 film thickness, showing tendency for 
potentials to converge around 0.3 eV below CB edge [4.15]. 
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~90 Å were deposited on the DHF-cleaned Si-substrate, followed by post deposition 
annealing (PDA) at 700ºC for 1 min. The details of film fabrication can be found in 
Chapter 3.  Three metal nitride electrodes, HfN, TaN, and TaSiN, were deposited for 
gate electrode using reactive sputtering.  To prevent the possible oxidant diffusion 
through a gate electrode during high temperature thermal process, HfN/TaN stack was 
deposited as a capping layer using reactive sputtering [4.21].  For thermal stability 
study of Φm,eff, rapid-thermal-annealing’s (RTA’s) at 700 ~ 950ºC for 30 sec were 
done after gate pattering in a N2 ambient. Post metallization annealing (PMA) in a 
forming gas ambient (N2/H2) at 420℃ was done to all devices. 
 
The capacitance versus voltage (C-V) measurements was conducted using HP 
4284A precision LCR meter analyzer for MOS capacitors. The frequency used for C-V 
measurement was 100 kHz. The equivalent oxide thickness (EOT) was extracted using 
simulation program taking quantum mechanical effect into consideration. The Vfb 
value of each sample is calculated from the comparison of its C-V curve with 
simulated C-V curve. The Φm,eff values of metal gates on gate dielectric were extracted 
from plots of Vfb versus the EOT of gate dielectric. X-ray photoelectron spectroscopy 
(XPS) analysis was performed to confirm the Si incorporation into the HfAlO. 
 
 
4.4 RESULTS AND DISCUSSION 
 
4.4.1 INTRINSIC PROPERTIES OF METAL/HIGH-K STACK  
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Figure 4.3 shows a plot of Vfb versus EOT for three different metal nitrides of 
HfN, TaN, and TaSiN on HfAlO dielectric before high temperature RTA.  All lines are 
parallel, indicating that initial charges in HfAlO are the same for all three electrodes.  
The Φm,eff value for each metal nitride was calculated using the intercept of its 
extrapolated line with y-axis.  Figure 4.4 shows Φm,eff versus Φm,vac for several metals 
on HfAlO, HfO2, and SiO2.  The Φm,eff value of each metal gate on gate dielectric was 
also extracted from plots of Vfb versus the EOT of gate dielectric. The experimental 
slope parameter S and the charge neutrality level ΦCNL of each dielectric can be 
estimated from values of the gradient and y-axis intercept of each line in Fig. 4.4 and 
Eq. 4.2, respectively.  S and ΦCNL values of each dielectric are summarized in Table 1.   
S and ΦCNL values of HfAlO film are 0.77 and 4.8 eV, respectively, and lie in between 
those of SiO2 and HfO2, which indicates weaker Fermi-level pinning compared to 
HfO2.   The values obtained are comparable to the theoretical ones predicted by metal-
induced gap states (MIGS) theory [4.1]-[4.4].   These values were obtained from the 
samples without any high temperature process except PMA, which therefore can be 
considered as an intrinsic property of the materials.  However, in actual CMOS devices 
which require high temperature annealings in the fabrication procedure, these values 
are not applicable in prediction of Vt because of thermal instability of Φm,eff on high-K.  
The behavior of Φm,eff of metal nitrides on HfAlO after annealing will be discussed in 
Section 4.4.2. 
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Fig. 4.4  Φm,eff versus Φm,vac for various gate dielectrics. HfAlO and HfO2 show higher Φm,eff
values than SiO2 does. 
















Fig. 4.3  Vfb versus EOT for HfAlO film under three metal nitrides. Initial charges in HfAlO 
films are the same for three different metal electrodes. 
















4.4.2  THERMAL INSTABILITY OF EFFECTIVE WORK FUNCTION 
Figure 4.5 shows the Vfb of MOS capacitor versus EOT for the gate stacks with 
three different metal nitrides on HfAlON after high temperature RTA.  The RTA 
process was done at 700℃ and 950℃ for 30 sec.  For HfN and TaN on HfAlO, the 
charge in the HfAlO changes from negative to positive as the annealing temperature 
increases, but the extrapolated lines are merging to almost a single point, indicating 
that there is no obvious change in Φm,eff as shown in Figs. 4.5 (a) and (b).  For TaSiN, 
however, the dielectric charges are maintained almost the same but intercept value 
Φm,eff significantly decreases towards EC level of silicon as the annealing temperature 
increases as shown in Fig. 4.5 (c).  These results indicate that Φm,eff are strongly 
depending on electrode materials.  
 





SiO2 4.7 0.95a 0.86 
HfO2 4.9 0.50 0.53 
HfAlO 4.8 0.77 0.63 
Table 4.1 Comparison of theoretical and experimental slope parameter S and ΦCNL,d under 
three metal nitride gate electrodes.  
aTaken from Ref.[4.1]




Fig. 4.5 Vfb versus EOT for (a) HfN, (b) TaN and (c) TaSiN on HfAlO after annealing at 
different temperatures. Both HfN and TaN show the change of dielectric charge whereas 
TaSiN on HfAlO shows the change of work function after high temperature anneal. 
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Figure 4.6 shows the behaviors of Φm,eff of several metal nitrides on two kinds 
of high-K dielectric, including HfAlO and HfO2 after high temperature RTA.  Data for 
TaSiN/HfO2 and HfN/HfO2 were taken from Ref. [4.13] and [4.21], respectively.  In 
Fig. 4.6 (a), HfN and TaN on high-K dielectric show no obvious modification of Φm,eff 
after high temperature RTA.  On the contrary, Φm,eff  of TaSiN on high-K dielectric is 
significantly changed approaching towards EC level of silicon as the annealing 
temperature increases as shown in Fig. 4.6 (b).  Because of this strong dependence of 
Φm,eff on electrode materials after annealing, the data points in the plot of Φm,eff versus 
Φm,vac do not fall on a straight line for both 700℃ RTA and 950℃ RTA cases as 
shown in Fig. 4.7.  This result indicates that MIGS theory with intrinsic interface states 
is not applicable after annealing.   This is believed to be due to the generation of 
substantial amount of extrinsic interface states at the metal/dielectric interface.   
The modification of Φm,eff after annealing is found not only on high-K but also 
on SiO2, too.  Figure 4.8 shows the behaviors of Φm,eff of several metal nitrides on SiO2 
after high temperature RTA. Data for TaN/SiO2 were taken from Ref. [4.22].  The 
Φm,eff values are increasing with RTA temperature, which is the opposite trend to the 
case of TaSiN on HfAlO.     




Fig. 4.6  The behavior of Φm,eff before and after high temperature RTA at several 
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Fig. 4.7  Φm,eff versus Φm,vac  on HfAlO after annealing at different temperatures.  The result 
































Fig. 4.8  The behavior of Φm,eff before and after high temperature RTA at several 
temperatures for the gate stacks of metal nitride on pure silicon dioxide stacks.  
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4.4.3 OBSERVED PHENOMENON 
A very interesting phenomenon can be found if the data in Fig. 4.5-4.8 in 
Section 4.4.2 are carefully examined.  The modification of Φm,eff by annealing is 
obvious when “silicon” is present at the metal/dielectric interface, no matter where 
silicon is, either in dielectric or in gate material.  But the direction of Φm,eff change 
seems to be depending on the location of silicon.  Figure 4.9 illustrates the observed 
phenomena in the modification of Φm,eff of gate stacks in three different combinations 
of metal nitride/gate dielectric stacks after high temperature annealing. 
In the combination (I), silicon is present at the gate electrode side (in the case 
of TaSiN/HfO2 and TaSiN/HfAlO stacks) and Φm,eff values are decreasing with 
annealing temperature and finally merged to 4.3 ~ 4.4 eV as shown in Fig. 4.6 (b).  
The similar trend, where the Fermi level is pinned near EC, was also reported in 
polysilicon/HfO2 stack [4.14], which can be considered as an example of the above 
mentioned case, as silicon is present at the gate electrode side and the device 
underwent high temperature process for dopant activation in polysilicon.  
On the contrary, silicon is present at dielectric side (in the case of HfN/SiO2 
and TaN/SiO2 stacks) in the combination (II) and Φm,eff values are increasing with 
annealing temperature and finally merged to 4.7 ~ 4.8 eV as shown in Fig. 4.8.  
However, for the case combination (III) of no silicon at the interface (in the case of 
HfN/HfO2, HfN/HfAlO and TaN/HfAlO stacks), there is no obvious modification of 







































Fig. 4.9  Observed phenomena in the modification of Φm,eff of gate stacks in three different 
combinations of metal nitride/gate dielectric stacks after high temperature annealing.  It is 
observed that the modification of Φm,eff after annealing happens only when “silicon” is 
present at the metal/dielectric interface. 
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4.4.4 FURTHER CONFIRMATION ON THE EFFECT OF SI 
In order to have further confirmation on the effect of silicon on the thermal 
behaviors of Φm,eff, silicon atoms are intentionally incorporated at the interface of 
TaN/HfAlO stack and the behavior of Φm,eff is monitored after annealing.   Silicon 
incorporation onto the top surface of HfAlO was implemented by silicon passivation 
(SP) technique [4.23] using SiH4 gas flow.  After deposition of HfAlO, the wafers 
were transferred to a constant-temperature process chamber without breaking the 
vacuum and subjected to SP treatment in SiH4+N2 ambient at 5 Torr at 450ºC for 1 
minute.  The silicon incorporation into HfAlO was confirmed by XPS analysis as 
shown in Fig. 4.10, which shows Si 2p core-level spectra at two different take-off 
angles of (a) 5o and (b) 90o, respectively.  Compared to HfAlO without SP (HfAlO), 
Si-passivated HfAlO sample (HfAlO+SP) shows strong peak at around 102.3 eV, 
which indicates Hf silicate bond (Hf-O-Si) [4.24].  
Figure 4.11 shows the behavior of Φm,eff of TaN/silicon-passivated HfAlO stack 
after annealing.  The Φm,eff obviously increases after annealing, which is not observed 
in TaN/HfAlO without SP.   The Φm,eff value is merged to around 4.8 eV, similar to the 
cases of HfN/SiO2 and TaN/SiO2 stacks.  This result clearly verifies the role of silicon 
to the instability of Φm,eff  during high temperature annealing. 








































Fig. 4.10  Si 2p core-level spectra at two different take-off angles of (a) 15o and (b) 90o. 
Compared to HfAlO without SP, Si-passivated HfAlO sample shows strong peak at around 
102.3 eV, which indicates Hf silicate bond (Hf-O-Si). 
(a) 
(b) 





4.4.5 PROPOSED MODEL 
Figure 4.12 shows a schematic drawing which illustrates how silicon 
incorporation at the metal/dielectric interface affects thermal instability of Φm,eff.  In 
the figure, ECNL,d  denotes the charge neutrality level of the dielectric taking account of 
the intrinsic interface states.   However, the presence of silicon at the interface induces 
additional interface states which can be called extrinsic interface states.   When silicon 
is at the electrode side, Si-Metal (Metallic element in high-K dielectric) bonds generate 
the additional dipoles. From the fact that the electronegativity of silicon atom is larger 
than that of Hf atom used in this experiment (1.9 vs. 1.3) [4.25], these dipoles are 
positively charged at the dielectric side and the extrinsic interface states should be 





























oC 800oC 900oC 
Fig. 4.11  Thermal instability of Φm,eff of HfAlO sample with SP. Φm,eff value approaches 
around 4.8 eV as RTA temperature increases. 
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interface states result in a shift of ECNL,d toward EC, causing the decrease of Φm,eff .  On 
the contrary, when silicon is at the dielectric side, Metal-Si bonds induce the negative 
dipoles which generate the acceptor-like extrinsic interface states located near EV.  
This causes a shift of ECNL,d toward to EV and increases Φm,eff, as illustrated in Fig. 
4.12 (b).  As the annealing temperature increases, more Si-M or M-Si bonds are 
created, causing a further shift and eventual pinning of Φm,eff to 4.3 ~ 4.4 eV or 4.7 ~ 
4.8 eV, depending on the location of silicon. The possibility of effective work function 
shift by the dipole formation at the interface is in line with chemical bonding theory 
[4.5]-[4.7], which explained the Fermi-level pinning phenomenon by the formation of 



















% acceptor- (solid) and donor- (dashed) band character
Fig. 4.12  Schematic drawing of charging characteristics of interface states at the metal-
dielectric interface. The extrinsic interface states cause a shift of ECNL,d toward (a) EC and 
(b) EV to compensate the additional dipole charge (+q’ and –q”) generated by Si-M and M-Si 
bond, respectively.  
(a) (b) 





Thermal instability of Φm,eff and its material dependence on metal/high-K gate 
stack is investigated.  Before high temperature process except PMA the MIGS theory 
with intrinsic interface states is found to be applicable to predict the Φm,eff value of 
metal nitride/HfAlO gate stack.  However, after high temperature RTA, this theory is 
not applicable due to thermal instability of Φm,eff owing to the generation of substantial 
amount of extrinsic interface states at the metal/dielectric interface.   
It is also found that thermal instability of Φm,eff of metal electrode on gate 
dielectric is strongly dependent on both gate electrode and dielectric material.  The 
presence of silicon and its location at the interface play a major role in the modification 
of Φm,eff after annealing.  The behavior of Φm,eff has been explained with the types and 
locations of extrinsic interface states which are generated by silicon-metal bond during 
high temperature annealing.  When silicon is at the electrode side, additional dipoles 
generated by Si-Metal bonds induce the additional donor-like interface states, causing 
the decrease of Φm,eff.  On the contrary, when silicon is at the dielectric side, additional 
dipoles generated by Metal-Si bonds induce the additional acceptor-like interface 
states, causing the increase of Φm,eff.  
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INTERFACE CONFIGURATION AND FERMI-
LEVEL PINNING OF FULLY SILICIDED (FUSI) 





Metal gate and high-K dielectric stack is an obvious trend in nanoscale 
Complementary Metal-Oxide-Semiconductor (CMOS) devices because of its low gate 
leakage current and polysilicon-depletion-free feature.  Among them, fully silicided 
gates (FUSI gate) appear increasingly attractive due to minimal modification of 
conventional CMOS process flow and easy work function engineering by pre-doping 
of gate polysilicon [5.1]-[5.4].  On the other hand, Fermi-level pinning phenomenon 
becomes a critical issue when high-K gate dielectric is employed [5.5],[5.6].  Metal-
induced gap states (MIGS) theory, which has been discussed in Chapter 4, is most 
widely used to analyze and predict the behavior of effective work function (Φm,eff) in 
metal gate/high-K dielectric stack [5.7],[5.8].  Up to date, however, the application of 
MIGS theory to FUSI gate/high-K dielectric stack has not been attempted because of 
lack of information on vacuum work function of metal silicide (ΦMSiX) on high-K gate 
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dielectric which is affected by stoichiometry of metal silicide at the high-K dielectric 
interface.  
In this chapter, we suggest a semi-empirical approach for the application of 
MIGS theory to FUSI gate and provide a quantitative analysis on Fermi-level pinning 





5.2.1 MOS CAPACITOR FABRICATION AND EXPERIMENTAL SET-UP 
The MOS capacitors with SiO2 and HfAlON gate dielectrics were fabricated on 
p-type (100) Si substrates.  SiO2 dielectric films were formed by conventional thermal 
oxidation in a furnace and HfAlON dielectric films were formed by thermal nitridation 
of HfAlO films in an NH3 ambient at 800℃, which was deposited on diluted HF-
cleaned silicon surface by metal-organic chemical vapor deposition (MOCVD) [5.9].  
Four kinds of FUSI gate using Ni-, Pt-, Hf-, and Ti-silicide were formed on the gate 
dielectrics.  The details of each FUSI gate formation will be described in next section. 
Finally, post metallization annealing (PMA) in a forming gas ambient at 420℃ was 
done to all devices. 
The capacitance versus voltage (C-V) measurements was conducted using HP 
4284A precision LCR meter analyzer for MOS capacitors. The frequency used for C-V 
measurement was 100 kHz. The equivalent oxide thickness (EOT) was extracted using 
simulation program taking quantum mechanical effect into consideration. The Vfb 
value of each sample is calculated from the comparison of its C-V curve with 
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simulated C-V curve. The Φm,eff values of metal gates on gate dielectric were extracted 
from plots of Vfb versus the EOT of gate dielectric. 
 
5.2.2 FUSI GATE FORMATION PROCEDURES 
Polysilicon with a thickness range of 40-50 nm was deposited on the gate 
dielectric using a low pressure chemical vapor deposition (LPCVD) furnace, followed 
by the deposition of various metal films using sputtering.  Before metal film deposition, 
all wafers were subjected to dip into a dilute 1% HF (DHF) solution to ensure the 
removal of native oxide on the polysilicon surface.  
For FUSI gate using Ni-silicide (hereafter Ni-FUSI gate), 120 nm thick Ni 
films were deposited and annealed in a rapid thermal annealing (RTA) chamber at 
550℃ for 1 min in a N2 ambient at an atmospheric pressure.  For Platinum-FUSI gate, 
200 nm thick Pt films were deposited and annealed in a furnace tube at 420  for 30 ℃
min at a low pressure with a N2 gas flow.  For Pt silicide formation, Ti capping layer 
was used on top of Pt to prevent oxygen diffusion along grain boundaries in 
polycrystalline Pt film [5.10].  For Titanium-FUSI and Hafnium-FUSI [5.11] gates, 60 
nm thick Ti and 80 nm thick Hf films were deposited and annealed in a RTA chamber 
at 600℃ for 1 min in a N2 ambient at an atmospheric pressure, respectively.  For the 
each FUSI gate process, the thickness of metal film was selected to be thick enough to 
ensure full silicidation.  
 
 
5.3 THEORETICAL BACKGROUND: SEMI-EMPIRICAL 
APPROACH 
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For the successful implementation of MIGS theory on FUSI process, the 
information on Φm,eff and the ΦMSiX on the particular gate dielectric is necessary.  The 
values of Φm,eff can experimentally be obtained from the relationship between flat-band 
voltage (Vfb) and EOT.  However, it is pretty difficult to obtain the ΦMSiX value of the 
metal silicide due to the feature of easily oxidized surface of metal silicide and also the 
possible difference of the stoichiometry of metal silicide between the bulk film and the 
interface contacting the gate dielectric.  On the other hand, Freeouf [5.12],[5.13] 
obtained the calculated work functions (ΦMSiX) of metal silicide on silicon substrate 
using a semi-empirical approach.  He assumed a silicon-silicide interface with an 
arbitrary composition of MSix (x= 4) and then calculated the work function of this 
interfacial layer as a weighted average of the metal (ΦM) and silicon work functions 
(ΦSi), that is, 
 
.        (5.1) 
 
Assuming the same interface stoichiometry of MSi4 for the several silicides, he 
found that the most of observed barrier heights are consistent with the Schottky picture 
as shown in Fig. 5.1 and the enhancement in silicon concentration at the interface.  
ΦMSix = (ΦM ΦSix)1/x+1





5.4 RESULTS AND DISCUSSION 
 
5.4.1 INTERFACE CONFIGURATION OF FUSI GATE/GATE DIELECTRIC 
STACK  
The semi-empirical approach discussed in the previous section is adopted here 
to obtain the ΦMSiX value of the FUSI gate on gate dielectrics.  Combining this 
approach and MIGS theory, the ΦMSiX value of the FUSI gate on gate dielectric can be 
obtained semi-empirically.  We applied this technique to FUSI gate on silicon dioxide 
(SiO2) film first, as SiO2 has negligible Fermi level pinning effect. The results for four 
different FUSI gates on SiO2 are shown in Fig. 5.2, which shows Φm,eff versus ΦMSiX of 
Fig. 5.1  Barrier height between silicide and n-silicon plotted against calculated silicide 
workfunction assuming (metal) Si4 stoichiometry [5.12]. 
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four metal silicides on SiO2.   The values of ΦMSiX are calculated by taking the 
geometric mean of ΦM and ΦSi with various stoichiometries (X) between metal and 
silicon as discussed in Eq. 5.1.  For work function calculation of each FUSI gate, ΦHf = 
3.90 eV, ΦTi = 4.33 eV, ΦNi = 5.15 eV, and ΦPt = 5.65 eV are used [5.14],[5.15] and 
ΦSi = 4.61 eV for undoped polysilicon are assumed.  
 
 
Two important parameters of MIGS theory, the slope parameter S and the charge 
neutrality level (ΦCNL,d), are obtained for the FUSI gates/SiO2 structure by a least-
squares fit method  using the data in Fig. 5.2 and Eq. (5-2) in the next page [5.7],[5.8] 
Fig. 5.2  Φm,eff versus ΦMSix of four metal silicides on SiO2.  The ΦMSix value is calculated by 
taking the geometric mean of ΦM and ΦSi with various stoichiometries (X) between metal 
and silicon.   


























, , ,( )m eff CNL d MSix CNL dSΦ = Φ + Φ − Φ .           (5-2) 
 
Figure 5.3 shows the slope parameter S and the charge neutrality level ΦCNL,d 
for FUSI gates on SiO2 as a function of X in MSix.  The slope parameter S is a 
dimensionless pinning factor with a range between 0 to 1, which describes the strength 
of Fermi level pinning and depends on the electronic part of the dielectric constant ε∞ 
[5.8] as discussed in Chapter 4.   As the X in MSix increases from 1 to 4, the S value 
increases from around 0.6 to 1.6 whereas the ΦCNL,d value remains nearly fixed at 
around 4.6 eV.  It is interesting to note that for the case of X=2, the S value of 0.93 is 
nearly identical to the experimental value of 0.95 for SiO2 [5.7] directly obtained from 
other pure metal gates on SiO2.  However, other X values (for X=1 or X=3 and 4) 
shows unreasonably low or high S values.  Since SiO2 has negligible Fermi-level 
pinning, the S value obtained from FUSI gate must be similar to the one obtained from 
pure metal gate.  From the above analysis, therefore, we can conclude that, at the 
dielectric interface, the stoichiometry of FUSI gate is MSi2 or at least we can say that 
FUSI gates have effectively MSi2 structure at the interface for the analysis of work 
function behavior.   The values of Φm,eff and semi-empirically obtained ΦMSiX of each 
FUSI gate on SiO2 are summarized in Table 5.1.  Note that the values of Φm,eff  and 
ΦMSi2 of each FUSI gate are within 0.1 eV each other, as the Fermi level pinning on 
SiO2 is negligible.  
 
 




















FUSI gate ΦMSi2 (eV) Φm,eff (eV) 
HfSi 4.36 4.40 
TiSi 4.51 4.47 
NiSi 4.78 4.68 
PtSi 4.93 4.98 
Fig. 5.3  The slope parameter S and the charge neutrality level ΦCNL,d on SiO2 as a function 
of X at MSix. 
Table 5.1 Comparison of Φm,eff  and ΦMSi2 of each FUSI gate on SiO2. The ΦMSi2 values are 
obtained from the equation of            where x = 2.  





























X at MSix 
ΦMSix = (ΦM ΦSix)1/x+1
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5.4.2 IMPLEMENTATION OF MIGS THEORY ON FUSI GATE/HIGH-K
 DIELECTRIC STACK  
The information of vacuum work function values (ΦMSiX) of FUSI gate 
obtained above now enables us to analyze the Fermi-level pinning on high-K gate 
dielectrics using MIGS theory.  Figure 5.4 shows the Φm,eff versus ΦMSiX of MSi2 on 
SiO2 and HfAlON.  From the results, we can obtain the values of S and ΦCNL,d of FUSI 
gate electrode on HfAlON high-K dielectric, which are around 0.67 and 4.8 eV, 
respectively.  This S value is nearly identical to the S value of around 0.63, calculated 
using the empirical equation of S,    
 
   S=[1+0.1(ε∞-1)2]-1,                      (5.3) 
 





Fig. 5.4  Φm,eff versus ΦMSiX of MSi2 on SiO2 and HfAlON.  The S value of HfAlON is nearly 
identical to the calculated S value of around 0.63 obtained from Eq. 5.3. 
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5.4.3 FERMI-LEVEL PINNING OF FUSI GATE/HIGH-K DIELECTRIC 
STACK  
From the data we obtained in Fig. 5.4, we can compare the strength of Fermi-
level pinning for the FUSI gate/HfAlON stack with those of other gate stacks.  Figure 
5.5 shows the comparison between the S value of HfAlON and those of other gate 
electrode/high-K stacks.  In this comparison, HfAlO and HfO2 with metal nitrides 
(MN) [5.6] and polysilicon/HfO2 stack [5.5] were used.  The values of S and ΦCNL,d of 
each gate stack are summarized in Table 5.2.  While polysilicon/HfO2 stack has much 
lower S value compared to MN/HfO2 stack, FUSI gate/HfAlON stack shows only a 
slightly smaller S value compared to MN/HfAlO stack.  It has been known that the 
extremely low S value of polysilicon/HfO2 stack is due to strong Fermi-level pinning 
by Si-Hf bond formation at the interface [5.5]. The above result indicates that Fermi-
level pinning for FUSI gate/HfAlON stack is not strong, even under the presence of Si 
atoms at the interface between FUSI gate and HfAlON dielectric, providing that metal 
film is sufficiently thick compared to polysilicon before silicidation anneal.  This is 
another important advantage of FUSI process when it is used together with high-K 
gate dielectrics. However, if the metal film thickness is not sufficiently thick, the 
strong Fermi-level pinning for FUSI gate/high-K stack might happen due to the 
presence of Si atoms at the interface between FUSI gate and high-K dielectric. The 
dependence of Fermi-level pinning strength on metal film thickness will be discussed 
in the next chapter.  
 














Gate stack S ΦCNL,d (eV) 
FUSI gate on HfAlON 0.67 4.8 
MN on HfAlO 0.77 4.8 
MN on HfO2 0.50 4.9 
Poly-Si on HfO2 0.20 4.4 
Fig. 5.5  Comparison of S value of various gate electrodes on high-K gate dielectrics. 
HfAlON with FUSI gate shows weak Fermi-level pinning, even though Si atoms are present 
at the interface of FUSI gate/HfAlON stack. 
Table 5.2  Comparison of S value and ΦCNL,d of four kinds of gate stacks.  The FUSI 
gate/HfAlON stack shows a slightly smaller S value compared to MN/HfAlO stack.  




 MSi2 on HfAlON
 Poly-Si on HfO2
 MN on HfO2























A new approach to analyze and predict the behavior of effective work function 
in FUSI gate/high-K dielectric stack and its interface configuration is proposed using 
the combination of semi-empirical approach and MIGS theory.  It is found that FUSI 
gate has effectively MSi2 configuration at the gate dielectric interface.  The vacuum 
work function values of several FUSI gates have been obtained through the analysis, 
and it is also found that the Fermi-level pinning behavior of FUSI gate on high-K 
dielectric follows MIGS theory well.  FUSI gate on high-K dielectric is evaluated to 
have much weaker Fermi-level pinning compared to polysilicon gate on high-K, 
providing that metal film is sufficiently thick compared to polysilicon before 
silicidation anneal.  
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STOICHIOMETRY DEPENDENCE OF FERMI-
LEVEL PINNING IN FULLY SILICIDED (FUSI) 





As an alternative gate electrode material to polysilicon, fully silicided gate (so 
called, FUSI gate) stack is recently investigated because of its polysilicon-depletion-
free feature and capability of work function modulation by pre-doping of polysilicon 
[6.1],[6.2].  Although its implementation on high-K dielectric has been demonstrated, 
the precise control of threshold voltage of MOSFETs still remains a concern due to 
Fermi-level pinning phenomenon [6.3]-[6.6].  The recent reports on Fermi-level 
pinning in FUSI gate/high-K stack have not been consistent. Some research groups 
reported weak or negligible Fermi-level pinning in FUSI gate/high-K stack [6.3],[6.7]. 
In Chapter 5, we have also shown the weak or negligible Fermi-level pinning in FUSI 
gate/high-K stack, where metal film is sufficiently thick compared to polysilicon 
before silicidation anneal.  On the contrary, other groups reported the strong Fermi-
level pinning in FUSI gate/high-K stack [6.4],[6.5],[6.8],[6.9]. Such inconsistency may 
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suggest that the degree of Fermi-level pinning in FUSI gate/high-K stack depends on 
the process conditions in FUSI gate fabrication process.   
In this chapter, new findings on the Fermi-level pinning phenomenon in FUSI 
gate/high-K dielectric stack will be reported, focusing on process condition and 
material composition dependence of Fermi-level pinning which is essential 





6.2.1 MOS CAPACITOR FORMATION PROCEDURES 
The MOS capacitors with SiO2 and HfAlON with various thicknesses were 
fabricated on the DHF-cleaned p-type (100) Si substrates. SiO2 dielectric films were 
formed by conventional thermal oxidation in a furnace and HfAlON dielectric films 
were formed using thermal nitridation of metal-organic chemical vapor deposition 
(MOCVD) HfAlO films [6.10] in an NH3 ambient at 800℃.   Polysilicon with a 
thickness range of 40-50 nm was deposited on the gate dielectric using a low pressure 
chemical vapor deposition (LPCVD) furnace, followed by the deposition of various 
metal films using sputtering. Before metal film deposition, all the wafers were 
subjected to dip into a dilute 1% HF (DHF) solution to ensure the removal of native 
oxide on the polysilicon surface.  For FUSI gate using Ni-silicide (hereafter Ni-FUSI 
gate), Ni film was deposited and followed by rapid thermal anneal (RTA) at 550°C for 
1 min.  In this chapter, the ratio of original film thickness before the silicidation anneal 
is defined by RNi = on polysilicof thickness
Ni of thickness .   Three different RNi of 2.5, 1.25, and 
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0.70 are used in this experiment.  After silicidation, unreacted Ni film was removed 
using a H2O2 : H2SO4 solution. 
 
6.2.2 EXPERIMENTAL SET-UP 
For the investigation of the composition ratio between metal and silicon of 
FUSI gate films, Rutherford Backscattering Spectrometry (RBS) was used.  For the 
investigation of effective work function (qΦm,eff) values of MOS capacitor, the 
capacitance versus voltage (C-V) measurements was conducted using HP 4284A 
precision LCR meter analyzer. The frequency used for C-V measurement was 100 kHz. 
The equivalent oxide thickness (EOT) was extracted using simulation program taking 
quantum mechanical effect into consideration. The effective work function (qΦm,eff) 
values of metal gates on gate dielectric were extracted from plots of flat-band voltage 
(Vfb) versus the EOT of gate dielectric. 
 
 
6.3 RESULTS AND DISCUSSION 
 
6.3.2 FERMI-LEVEL PINNING PHENOMENON IN FUSI GATE/HIGH-K 
DIELECTRIC STACK 
Figure 6.1 shows Vfb of MOS capacitor versus the EOT of gate dielectric for 
Ni-FUSI gate stacks with RNi=2.5 and 1.25 on both SiO2 and HfAlON.  The intercepts 
at y axis indicate work function difference (qΦms) between effective work function of 
the metal gate (qΦm,eff) and Fermi-level of silicon substrate (qΦSi).   For Ni-FUSI gate 
stacks on SiO2, there is no difference in qΦm,eff between the samples with RNi = 1.25 
Chapter 6: Stoichiometry Dependence of Fermi-Level Pinning … 
 
114
and RNi = 2.5.  However, for Ni-FUSI gate stack on HfAlON, there is a significant 
difference in qΦm,eff between them.  
Figure 6.2 shows the plot of qΦm,eff as a function of the thickness ratio of Ni to 
polysilicon on both SiO2 and HfAlON.  When initial metal thickness is thick enough 
compared to polysilicon, the qΦm,eff values of SiO2 and HfAlON are almost the same, 
which means almost no Fermi-level pinning in FUSI/high-K gate stack.  However, as 
RNi becomes thinner, qΦm,eff is significantly reduced and finally fixed at around 4.33 




Fig. 6.1  Vfb of MOS capacitor versus EOT of gate dielectric for Ni-FUSI gate stacks with 
two different thickness ratios (RNi) on both SiO2 and HfAlON dielectric.  Significant shift in
qΦm,eff is observed for Ni-FUSI gate with RNi=1.25 on HfAlON. 










Open : RNi = 2.5














6.3.2 THE COMPOSITION RATIO OF Ni-FUSI SAMPLES  
The composition ratio of Ni to Si of each Ni-FUSI sample is investigated using 
the RBS analysis by the bombardment of He ions with 2 MeV energy.  Figure 6.3 
shows the RBS spectra for Ni-FUSI sample with RNi=2.5 on HfAlON. The 
composition ratio is estimated to be around 3.0, which means the stoichiometry of this 
Ni-FUSI sample is Ni3Si.  The composition ratios for other Ni-FUSI samples are also 
estimated from RBS spectra.   Figure 6.4 shows the plot of atomic ratio of Ni to Si as a 
function of the thickness ratio of Ni to polysilicon.  As shown in Fig. 6.4, the samples 
with the composition ratios of RNi=1.25 and 0.7 are estimated to be 1.9 and 1.0, 



















Fig. 6.2  qΦm,eff versus thickness ratio of Ni to polysilicon for Ni-FUSI gate on both SiO2 and 
HfAlON.  A strong Fermi-level pinning is observed in Ni-FUSI films on HfAlON when RNi
is low. 
Chapter 6: Stoichiometry Dependence of Fermi-Level Pinning … 
 
116
with RNi=2.5, 1.25, and 0.7 are approximately Ni3Si, Ni2Si, and NiSi, respectively.  A 




Fig. 6.3  RBS spectrum of Ni-FUSI film with RNi=2.5.  The composition ratio of Ni to Si is 
































6.3.3 GATE DIELECTRIC DEPENDENCE OF FERMI-LEVEL PINNING  
The dependence of Fermi-level pinning strength on gate dielectric is 
investigated.  Figure 6.5 shows the relative difference of qΦm,eff (∆qΦm,eff), taking 
Ni3Si phase Ni-FUSI sample as a reference, for Ni-FUSI gates with different 
composition ratios on three different types of gate dielectrics.  The ∆qΦm,eff values of 
Ni-FUSI/HfSiON stack are taken from Ref. [6.9].  It is interesting to note that when Ni 
concentration is decreased, the ∆qΦm,eff of Ni-FUSI/High-K gate stack becomes more 
negative but eventually merges at about -0.36 eV  even for different types of high-K.   
The final merging point corresponds to 0.28 eV below the silicon conduction band 



















Fig. 6.4  Composition ratio of Ni to Si as function of RNi. The composition ratio of Ni to Si is 
estimated by RBS analysis. 
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edge, which is quite similar to the predicted Fermi-level pinning point of ~0.3 eV by 
Hf-Si bond at polysilicon/HfO2 interface [6.6],[6.11].    Since the qΦm,eff does not 
decrease after this point, we define it as “strong Fermi-level pinning”.    The result in 
Fig. 6.5 suggests that there is a critical composition ratio (Ccrit) of Ni to Si which starts 
to show the strong Fermi-level pinning and the Ccrit depends on underlying gate 
dielectric materials.  The Ccrit is 0.5 (Si-rich phase, NiSi2) on HfSiON dielectric, but it 
is 2 (Ni-rich phase, Ni2Si) when the gate dielectric is HfAlON.  The silicon 
incorporation into HfO2 dielectric requires more Si in Ni-FUSI gate for strong Fermi-
level pinning.  Such behaviors of qΦm,eff and composition ratio dependence can be 
explained with the MIGS (metal-induced-gap-state) theory [6.12] with the extrinsic 
interface states introduced by Hf-Si bond [6.13] at FUSI gate/high-K dielectric 
interface, which will be discussed in Section 6.3.4. 
 


















Fig. 6.5  The relative difference of qΦm,eff (∆qΦm,eff), taking Ni3Si phase Ni-FUSI sample as a 
reference, for Ni-FUSI gates with different composition ratios on three different types of gate 
dielectrics.   Data for Ni-FUSI gate on HfSiON were taken from [6.9]. 
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6.3.4 PROPOSED MODEL  
Figure 6.6 shows the schematic drawing of the interface configuration between 
high-K dielectric and Ni-FUSI gate with extrinsic interface states induced by Hf-Si 
bond. When Hf-Si bond formation occurs at the interface, it generates the additional 
dipoles or the extrinsic interface states [6.13].  The electronegativity values of Hf and 
Si are 1.3 and 1.9, respectively, and Hf is at the dielectric side while Si is at the 
electrode side. Therefore these dipoles are positively charged at the dielectric side and 
then the extrinsic interface states should be donor-like, located near EC [6.13].  In case 
the extrinsic interface states are dominant, ECNL,d shifts near to the EHf-Si in order to 
balance out the additional positive charges.  Based on the observation from the result 
in Fig. 6.5, EHf-Si may lie at around 0.3 eV below the silicon conduction band edge (EC).   
Since the change of ECNL,d is due to the formation of Hf-Si bond, the amount of Si at 
the interface is a critical factor.  As Si atoms in Hf-Si bond which causes extrinsic 
interface states are from gate electrode materials, higher concentration of Si in FUSI 
gate will cause stronger Fermi-level pinning as observed in the results in Figs. 6.1-6.4.  
In case that Si is incorporated into high-K dielectric side, like HfSiON gate dielectric, 
the Hf in the gate dielectric would have less chance to form Hf-Si bond with the Si 
atoms from gate electrode side, which in turn results in less Fermi-level pinning. 






Stoichiometry Dependence of Fermi-level pinning in Fully Silicided (FUSI) 
NiSi gate on high-K dielectric is investigated. Higher composition ratio of Si in NiSi 
shows higher degree of Fermi-level pinning.  It has also been found that there is a 
critical composition ratio (Ccrit) of Ni to Si in Ni-FUSI gate which starts to show a 
strong Fermi-level pinning.  The Ccrit is also found to be dependent on the underlying 
gate dielectric material.  Since such behavior is believed to be due to the Hf-Si 
Fig. 6.6  Schematic drawing of the interface configuration between high-K dielectric and Ni-
FUSI gate with extrinsic interface states induced by Hf-Si bond. In case the extrinsic 
interface states are dominant,  ECNL,d  shifts near to the EHf-Si, resulting in the strong Fermi-
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formation at the interface, the control of the amount of Si at the interface is a critical 
factor for the successful implementation of FUSI gate on high-K gate dielectric.       
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7.1 SUMMARY AND CONCLUSIONS 
 
With the continuous scaling of complimentary metal-oxide semiconductor 
(CMOS) devices, the high-K gate dielectric and metal gate stack is required for future 
CMOS devices with 65 nm technology node and beyond. Among the various high-K 
gate dielectric candidates, Hf-based high-K gate dielectrics have been extensively 
studied as the alternatives to SiO2 or SiON.  HfO2 itself may cause several issues for 
the implementation in the advanced CMOS device due to the poor thermal stability of 
the film and the interfacial layer growth during subsequent thermal processes.  The 
incorporation of foreign atoms into HfO2 film such as Al, Si, N, etc. has been 
attempted to alleviate these issues in this decade.  In addition, the interaction between 
high-k dielectric and gate electrode may cause the poor threshold voltage (Vt) control 
of MOSFETs.  In this thesis, a new process method for Al incorporation into HfO2 as 
one of the suitable techniques for mass production in terms of process simplicity and 
reproducibility is demonstrated and the interactions between high-k dielectrics and 
metal gates are investigated.  
As the new process method, HfAlO film deposition by metal-organic chemical 
vapor deposition (MOCVD) using a single cocktail liquid source HfAl(MMP)2(OiPr)5 
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is demonstrated in Chapter 3.  A wide range of composition controllability between 
HfO2 and Al2O3 in HfAlO is obtained using this method. It is found that the deposition 
temperature plays a major role in the composition ratio control. Higher temperature 
deposition introduces more hafnium into the film but there is a turn-around point of the 
composition ratio at the deposition temperature of 450ºC where the HfO2 percentage is 
maximum of around 90% (Al2O3 10%). The effect of the composition ratio between 
HfO2 and Al2O3 on the electrical properties of the film is also investigated.  The HfAlO 
film with 90% HfO2 (10% Al2O3), which has minimum sacrifice of K value (around 
19), shows a great improvement in thermal stability and significant reduction of 
interfacial layer growth during subsequent thermal processes, leading to the reduction 
in leakage current by around 2 orders of magnitude compared to pure HfO2 film. The 
HfAlO film with 90% HfO2 also shows good compatibility with TaN metal gate 
electrode, under high temperature annealing process.  
The various interactions between high-k dielectrics and metal gates are 
described in Chapter 4, 5, and 6.  In Chapter 4, thermal instability of effective work 
function (Φm,eff) and its material dependence on metal gate/high-K dielectric stack are 
investigated. Although the MIGS theory with intrinsic interface states is applicable to 
predict the Φm,eff value of metal nitride/HfAlO gate stack before high temperature 
process, this theory is not applicable due to thermal instability of Φm,eff owing to the 
generation of substantial amount of extrinsic interface states at the metal/dielectric 
interface after high temperature RTA.  It is found that the presence of silicon and its 
location at the interface plays a major role in the modification of Φm,eff after annealing.  
The behavior of Φm,eff has been explained with the types and locations of extrinsic 
interface states which are generated by silicon-metal bonds during high temperature 
annealing.  
Chapter 7: Conclusions 
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In Chapter 5, a new approach to analyze and predict the behavior of Φm,eff in 
fully silicided (FUSI) gate/high-K dielectric stack and its interface configuration is 
proposed, using the combination of semi-empirical approach and MIGS theory.  It is 
found that FUSI gate has effectively MSi2 configuration at the gate dielectric interface. 
FUSI gate on high-K dielectric is evaluated to have much weaker Fermi-level pinning 
compared to polysilicon gate on high-K, providing that metal film is sufficiently thick 
compared to polysilicon before silicidation anneal. 
New findings on the Fermi-level pinning phenomenon in FUSI gate/high-K 
dielectric stack are discussed in Chapter 6, focusing on process condition and material 
composition dependence of Fermi-level pinning which is essential information for the 
successful implementation of FUSI gate on high-K gate dielectrics. It has been found 
that there is a critical composition ratio (Ccrit) of Ni to Si in Ni-FUSI gate which starts 
to show a strong Fermi-level pinning.  The Ccrit is also found to be dependent on the 
underlying gate dielectric material.  Since such behavior is believed to be due to the 
Hf-Si formation at the interface, the control of the amount of Si at the interface is a 
critical factor for the successful implementation of FUSI gate on high-K gate dielectric. 
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